

Ph. 480-503-4295 | NOPP@FocusLCDs.com TFT | DLED | GRAPHIC | CHARACTER | UWVD | SEGMENT | CUSTOM

Application Note FAN4223

Working with the E43RB1-FW405-C (Part 3)

This application note will present the firmware to drive the E43RB1-FW405-C TFT Display Module with an STM32H747I-DISCO microcontroller development board.





Contents

Introduction	4
E50RA-I-MW490-C TFT MIPI Display	4
Adapting the Firmware for the E50RA-I-MW490-C	5
Configure the Header File and Names	5
Editing the Source File	6
Include File Change	6
Initial Parameter Configuration	7
Video or Command Mode and Additional Configuration	8
Configure the Initialization Sequence	11
Modify the Makefile	13
Summary	15
LCD Handling Precautions	15
Disclaimer	

List of Figures

Figure 1: E43RB1-FW405-C, Adapter PCB, and STM32H7 Disco Running Demo	3
Figure 2: E50RA-I-MW490-C TFT MIPI Display	5
Figure 3: Header File Changes	6
Figure 4: E50RA-I-MW490-C TFT Controller	6
Figure 5: Includes and Page Variables	8
Figure 6: Display Configuration Parameters	9
Figure 7: Set the Mode to Video	9
Figure 8: Height and Width Configuration	9
Figure 9: Display Initialization Timings	10
Figure 10: LCDConfig Timings	10
Figure 11: Initialization Sequence	11
Figure 12: LCD Configuration Sequence	12
Figure 13: Resolution Control	13
Figure 14:E43RB1 Makefile	13
Figure 15: E50RA Makefile	14
Figure 16 E50RA-I-MW490-C Running Demo Firmware	14



Working with the E43RB1-FW405-C MIPI Display (Part 2)

This series of application notes will discuss the hardware and software requirements of driving the E43RB1-FW405-C MIPI DSI TFT Display with an STM32H747I-DISCO microcontroller board from ST Microelectronics. Driving a MIPI DSI display with a microcontroller presents a few challenges. The STM32H747 has the required bandwidth and I/O pins but lacks enough internal SRAM for a full frame buffer. The DISCO board presented has an external SDRAM chip used for implementing the display frame buffer.

Previously, Part 1 (FAN4221) walked through the hardware requirements and interfacing the display while Part 2 (FAN4222) presented an overview of the firmware. Part 3 (FAN4223) will discuss the firmware modifications required for using a different Focus LCDs MIPI display, the E50RA-I-MW490-C.



Figure 1: E43RB1-FW405-C, Adapter PCB, and STM32H7 Disco Running Demo





Introduction

This is the continuation of the application note series started in FAN4221 where the hardware aspects of this project were discussed. Part 2 focused on the demonstration application, project structure, and firmware overview. Part 3, presented here, will show how to modify the code to suit the Focus LCDs E50RA-I-MW490-C TFT MIPI Display.

It is expected that the E50RA-I-MW490-C will be connected to the Adapter Board and plugged into the STM32H747I-DISCO Development Board. Contact Focus LCDs for more information on the Adapter Board and firmware.

E50RA-I-MW490-C TFT MIPI Display

The E50RA-I-MW490-C display used in this application is a 5.0" TFT with a 480 x 854 RGB pixel resolution from Focus LCDs. This display is interfaced over a 2-lane MIPI DSI protocol with a 20-pin FPC cable. The display is connected to an adapter board and to the STM32H7I Discovery development board.



FAN4222



The main features of the E50RA-I-MW490-C are:

- 5.0-inch diagonal display, 480 x 854 RGB pixel resolution
- Up to 65K/262K/16.7M (24-bit) colors
- 2-Lane MIPI DSI interface with 20-pin FPC cable
- Transmissive/Normally Black display mode
- White LED Backlight
- ILI9806E Display Controller
- Capacitive Touch Interface (GT911) Touch Modes: 5-Point and Gestures
- Typical Operating Voltage 3.3V

Adapting the Firmware for the E50RA-I-MW490-C

Adapting the E43RB1-FW405-C firmware for the E50RA-I-MW490-C display will be presented. This guide will go through the necessary steps of the configuration for the E50RA display. Changes to the code will be shown in the STM32CubeIDE and in a plain text editor.

These are the basic steps to adapting the firmware:

- 1. Copy the existing .c and .h files and change the names of the display specific files to the new display name.
- 2. Edit the header file #ifndef to match the new file name.
- 3. Edit the .c file with the new header file name.
- 4. Check the LCD controller chip and adjust the .c files as necessary.
- 5. Continue to edit the .c file with the new display parameters.
- 6. Make the initialization sequence changes of the .c file in **runInitSeqLCDConfig()** function.
- 7. Configure the Makefile by adding the .c file to the sources section.

These steps will be discussed in the following sections.

Configure the Header File and Names

Using the e43rb1_fw405_c.h and .c files, copy them into the project and change their names to the new display part number. In this example, e43rb1_fw405_c.h would be changed to e50ra_i_mw490_c.h. Once they are copied and the names changed an adjustment in the header file is required.

In the header file, change the **#ifndef** ___**E43RB1_FW405_C_H**__ to match the new header file name. See the image below.





e43rb1	_fw405_c.h 🔀 🔚 e43rb1_fw405_c.c 🗷 🔚 e50ra_init.h 🕴	3 🔚 e50ra_i_mw490_c.h 🛛 📇 e50ra_i_mw490_c.c 🖂
49	L********	*******
50		
51	/********	********************
52	NOTES:	
53	Driver Voltages:	VCI = 3.3V, IOVCC = 1.8V
54	Display Resolution:	480 * 854
55	DSI Vertical Sync Active	= 4
56	DSI Vertical Backporch	= 30
57	DSI Vertical Frontporch	= 20
58	DSI Horizontal Sync Active	= 4
59	DSI Horizontal Backporch	= 30
60	DSI Horizontal Frontporch	= 20
61	DSI PLL_CLOCK	= 500 MHz
62	RGB_CLOCK	= 40 MHZ
63	Examo Bato	60HZ
64	L*************************************	***************************************
65	F#ifndefE50RA_I_MW490_C_H	
66	#defineE50RA_I_MW490_C_H	
67		
68		
69	// Includes	
70	//	
	Fig	jure 3: Header File Changes

Editing the Source File

First, looking at the datasheet for the E50RA-I-MW490-C, the TFT controller chip needs to be identified. In this case the controller chip is the same as the E43RB1-FW405-C, the ILI9806E. If the controller chip was different, more changes to the source code would be necessary.

General Information Items	Specification Main Panel	Unit	Note
TFT Display Area (AA)	61.63(H) x 109.65(V) (5.0 inch)	mm	-
Driver Element	TFT active matrix	-	-
Display Colors	16.7M	colors	-
Number of pixels	480(RGB)x854	dots	-
TFT Pixel arrangement	RGB vertical stripe	-	-
Pixel Pitch	0.1284(H)x0.1284(V)	mm	-
Viewing angle	All	o'clock	-
Display mode	Transmissive, Normally Black	-	-
TFT Controller	ILI9806E	-	-
Operating temperature	-200 10 700	°C	-
Storage temperature	-30C to 80C	°C	-

Figure 4: E50RA-I-MW490-C TFT Controller

Include File Change

In the source file, the #include directive must be changed to the e50ra_i_mw490_c.h header file. After the include, there are definitions for the for the controller chip Page access. Since the controllers are the same between both displays these do not have to be changed.





📇 e43rb1_fw405_c.h 🛛 📇 e43rb1_fw405_c.c 🖾 🔚 e50ra_init.h 🕄 🔚 e50ra_i_mw490_c.h 🖾 🔚 e50ra_i_mw490_c.c 🖾 // Inculdes //-----#include "e50ra_i mw490_c.h" 69 // Private types 73 74 -----76 // Private constants 77 //-----78 79 80 // Private macros 81 //------#define debugLCDCONF(type, ...) 82 printDEBUG(type, (char *)c_module_name, __V 83 static const uint8_t c_module_name[] = "E50RA-I-MW490-C"; 84 85 11-86 87 // Private function prototypes 88 11----//-----// Private variables 11----[uint8 t Page0[] = { ILI9806E EXTC PARAM1, ILI9806E EXTC PARAM2, ILI9806E_EXTC_PARAM3, ILI9806E_EXTC_PARAM4, DSI_PAGE0 }; [uint8_t Page1[] = { ILI9806E_EXTC_PARAM1, ILI9806E_EXTC_PARAM2, ILI9806E_EXTC_PARAM3, ILI9806E_EXTC_PARAM4, DSI_PAGE1 }; [] uint8_t Page2[] = { ILI9806E_EXTC_PARAM1, ILI9806E_EXTC_PARAM2, ILI9806E_EXTC_PARAM3, ILI9806E_EXTC_PARAM4, DSI_PAGE2 }; [uint8_t Page4[] = { ILI9806E_EXTC_PARAM1, ILI9806E_EXTC_PARAM2, ILI9806E_EXTC_PARAM3, ILI9806E_EXTC_PARAM4, DSI_PAGE4 }; []uint8_t Page5[] = { ILI9806E_EXTC_PARAM1, ILI9806E_EXTC_PARAM2, ILI9806E_EXTC_PARAM3, ILI9806E_EXTC_PARAM4, DSI_PAGE5 }; uint8_t Page6[] = { ILI9806E_EXTC_PARAM1, ILI9806E_EXTC_PARAM2, IL19806E_EXTC_PARAM3, IL19806E_EXTC_PARAM4, DSI_PAGE6 }; [uint8_t Page7[] = { ILI9806E_EXTC_PARAM1, ILI9806E_EXTC_PARAM2, IL19806E_EXTC_PARAM3, IL19806E_EXTC_PARAM4, DSI_PAGE7 };

Figure 5: Includes and Page Variables

Initial Parameter Configuration

The parameters of the TFT LCD will be set and initialized in the void initLCDConfig(LCDConfig *lcdconfig) function. This function is found in the e50ra_i_mw490_c.c file. The argument lcdconfig is a structure containing all the essential information required by the DSI controller to configure the MIPI DSI interface. This will have all the parameters to set up the display, as an example it contains the horizontal and vertical back porch timings.





e43rb1_1	fw405_c.h 🛛 💾 e43rb1_fw405_c.c 🛛 💾 e50ra_init.h 🛛 💾 e50ra_i_mw490_c	c.h 🛛 🔚 e50ra_i_mw	490_c.c 🛛 💾 init_lcd_config.c 🛛 🔚 dsi.h 🛛 💾 dsi.c 🔀 🖺
118			
119	//		
120	// Private functions		
121	//		
122	<pre>void initLCDConfig(LCDConfig* lcdconfig)</pre>		
123	曰 {		
124			
125	// set initial mode to video		
126	<pre>lcdconfig->mode = DSI_MODE_VIDEO;</pre>		
127			
128	<pre>lcdconfig->virchid = 0;</pre>	11	Virtual Channel ID
129	<pre>lcdconfig->virch = 0;</pre>	11	Virtual Channel
130			
131	<pre>lcdconfig->width = 480;</pre>		
132	<pre>lcdconfig->height = 854;</pre>		
133			
134	<pre>lcdconfig->hact = lcdconfig->width;</pre>	11	horizontal address
135	<pre>lcdconfig->vact = lcdconfig->height;</pre>	11	vertical address
136	<pre>lcdconfig->hsw = 4;</pre>	11	horizontal synchronization width
137	<pre>lcdconfig->hbp = 30;</pre>	11	horizontal back porch
138	<pre>lcdconfig->hfp = 20;</pre>	11	horizontal front porch
139	$lcdconfig \rightarrow vsh = 4;$	11	vertical synchronization height
140	<pre>lcdconfig->vbp = 30;</pre>	11	vertical back porch
141	<pre>lcdconfig->vfp = 20;</pre>	11	vertical front porch
142	<pre>lcdconfig->haa = lcdconfig->width;</pre>	11	horizontal active area
143	<pre>lcdconfig->vaa = lcdconfig->height;</pre>	11	vertical active area
144	<pre>lcdconfig->hsa = lcdconfig->hsw;</pre>	11	horizontal synchronization active
145	<pre>lcdconfig->vsa = lcdconfig->vsh;</pre>	11	vertical synchronization active
146			
147	<pre>lcdconfig->ColorCoding = DSI_RGB888;</pre>		
148	<pre>lcdconfig->CommandSize = 480;</pre>		
149	<pre>lcdconfig->TearingEffectSource = DSI_TE</pre>	_DSILINK;	
150	<pre>lcdconfig->TearingEffectPolarity = DSI_</pre>	TE_RISING_ED	GE;
151			
152	<pre>lcdconfig->HSPolarity = DSI_HSYNC_ACTIV</pre>	E_LOW;	
153	<pre>lcdconfig->VSPolarity = DSI_VSYNC_ACTIV</pre>	YE_LOW;	
154	<pre>lcdconfig->DEPolarity = DSI_DATA_ENABLE</pre>	ACTIVE_HIGH	;
155			
156	lcdconfig->AutomaticRefresh = DSI_AR_EN	ABLE;	
157	<pre>lcdconfig->TEAcknowledgeRequest = DSI T</pre>	E ACKNOWLEDG	E ENABLE;
158		a second	Read Section of Children
159	lcdconfig->VSyncPol = DSI VSYNC FALLING	;;	
160			
161			
162			
163	<pre>lcdconfig->LPVACTLargestPacketSize = 0;</pre>		
164	<pre>lcdconfig->LPLargestPacketSize = 16;</pre>		
165			
166	<pre>lcdconfig->LcdClock kHz = 25000; // HSE</pre>	in kHz	
167			
168	<pre>debugLCDConfig(0, "init done\n");</pre>		
169	L}		

Figure 6: Display Configuration Parameters

Video or Command Mode and Additional Configuration

Identifying whether the display operates in MIPI video or command mode can be verified by reviewing the controller datasheet for GRAM. If the controller has GRAM, it can operate in command mode but if there is no GRAM it must operate in video mode. Reviewing the ILI9806E datasheet shows that it has no internal GRAM and operates in video mode. In the source file the mode is set to **DSI_VIDEO_MODE** and does not need to be changed as both displays use the same controller.





💾 e43rb1_fw405_c.h 🛛 🔚 e43rb1_fw405_c.c 🔀 🔚 e50ra_init.h 🔀 🔚 e50ra_i_mw-	490_c.h 🛛 🔚 e50ra_i_mw490_c.c 🛛
118	
119 //	
120 // Private functions	
121 //	
122 void initLCDConfig(LCDConfig* lcdconfig)	
123 📮 {	
124	
125 // set initial mode to video	
<pre>126 lcdconfig->mode = DSI_MODE_VIDEO;</pre>	
127	,

Figure 7: Set the Mode to Video

Looking at the datasheet, the display resolution is 480 x 854. Modify the configuration height and width:



The next set of parameters to consider are the display timings. These can sometimes be found in the display datasheet or from the comments section of the display initialization file. Both can be found on the Focus LCDs website or are available upon request.





	e43rb1_f	fw405_c.h 🔀 🔚 e43rb1_fw405_c.c 🔀 🔚 e50ra_init.h 🗵	3	e50r	a_i_mw490_c.h (🛛 🔚 e50ra_i_mw490_c.c 🛛
	1	//***************	* *	***	*******	* * * * * * * * * * * * * * * * * * * *
	2	11				
	3	//***** Focus LCDs	* *	***	r -	
	4	//***** LCDs Made Simple	* *	***		
	5	//***** www.FocusLCDs.com	* *	* * *		
	6	11				
	7	//********	* *	***	*******	* * * * * * * * * * * * * * * * * * * *
	8	// NOTES:				
	9	// Driver Voltages	=	VCI	I = 3.3V	IOVCC = 1.8V
1	10	// Display Resolution		400	A OJA	
I	11	// Vertical Sync Active	=	4		
I	12	// Vertical Backporch	=	30		
I	13	// Vertical Frontporch	=	20		
I	14	// Horizontal Sync Active	=	4		
I	15	// Horizontal Backporch	=	30		
I	16	// Horizontal Frontporch	=	18		
1	17	// DCD DLL CLOCK	-	20	MUZ	
	18	// Frame Rate	=	60	HZ	
		Figure 9: Display Initio	aliz	ation	Timings	

Due to slight variations in timing, some parameters need to be adjusted to ensure proper functioning of the display. Shown below the display initialization file calls for the HFP (horizontal front porch) to be 18, but through testing it was found that 20 displayed the image properly.

121	//	
122	void initLCDConfig(LCDConfig* lcdconfig)	
123	₽ {	
124		
125	// set initial mode to video	
126	<pre>lcdconfig->mode = DSI MODE VIDEO;</pre>	
127		
128	<pre>lcdconfig->virchid = 0;</pre>	// Virtual Channel ID
129	lcdconfig->virch = 0;	// Virtual Channel
130		
131	<pre>lcdconfig->width = 480;</pre>	
132	<pre>lcdconfig->height = 854;</pre>	
133		
134	<pre>lcdconfig->hact = lcdconfig->width;</pre>	// horizontal address
135	<pre>lcdconfig->vact = lcdconfig->height;</pre>	// vertical address
136	ledconfig >how = 1;	// horizontal synchronization width
137	<pre>lcdconfig->hbp = 30;</pre>	// horizontal back porch
138	<pre>lcdconfig->hfp = 20;</pre>	// horizontal front porch
139	<pre>lcdconfig->vsh = 4;</pre>	<pre>// vertical synchronization peight</pre>
140	ledconfig >vbp = 30;	// vertical back perch
141	<pre>lcdconfig->vfp = 20;</pre>	// vertical front porch
142	<pre>lcdconfig->haa = lcdconfig->width;</pre>	// horizontal active area
143	<pre>lcdconfig->vaa = lcdconfig->height;</pre>	// vertical active area
144	<pre>lcdconfig->hsa = lcdconfig->hsw;</pre>	<pre>// horizontal synchronization active</pre>
145	<pre>lcdconfig->vsa = lcdconfig->vsh;</pre>	<pre>// vertical synchronization active</pre>
146		

Figure 10: LCDConfig Timings





Configure the Initialization Sequence

Having adjusted the timings for the display, the initialization sequence will be modified for the new display. In the previous section, the display timings were retrieved from the display initialization file. The display initialization is included in that file.



Figure 11: Initialization Sequence

In the figure above, there are two types of data writes, a long and short. The write_command(0xFF) is the address of the register where the data will be written, in this instance the 0xFF register. The write_data() is the data that will be written to the register. This command takes 5 parameters and requires the use of a long write function.

The short write function is used when there is only 1 data parameter.

There is also a write command function that has no corresponding write data function. In these instances, a short write function is used and **0x00** is placed in the data parameter argument.

Edit the **void runInitSeqLCDConfig**(LCDConfig ***lcdconfig**) function for the new initialization sequence. This is required for all the write commands in the display initialization file. Shown below is a section of the modified **runInitSeqLCDConfig()** function.

FAN4222



win+22 + long alt write tume - (DET DEE LONG DUT WEITEL.
dinesz c long pkt write type = (bsi bos bong FKI wKTE),
<pre>uint32_t short_pkt_write_type = (DSI_DCS_SHORT_PKT_WRITE_P1); { longWriteDSI(lcdconfig=>virch, long.pkt_write_type, 5, 0vpp, Page1); LongWrite</pre>
Tongwittebol(acdoning vitten, tong_pac_witte_type, o, ower, taget);
<pre>shortWriteDSI(lcdconfig->virch, short_pkt_write_type, 0x08, 0x10); // Output SDA shortWriteDSI(lcdconfig->virch, short_pkt_write_type, 0x20, 0x00); // set DE/VSYNC mode</pre>
shortWriteDSI(lcdconfig->virch, short_pkt_write_type, 0x30, 0x01); // resolution setting 480x854Short Wr shortWriteDSI(lcdconfig->virch, short_pkt_write_type, 0x30, 0x01); // resolution setting 480x854Short Wr
chesteric and a second se
shortWriteDS1(Icdconfig=>virch, short pt/write_type, 0x40, 0x10); // STAVDD
shortWriteDST(lcdonfig=Vvich, short_pkt_write_vype, 0x41, 0x33), // Vci = DDVDU + VciD = DDVDU vcu = 2DDVD
shortWriteDS(()cdconfig=Vvich, Short prite type, 0443, 0403), // vsh = bobh + vcr = bbbh, vsh = 2bbv
shortWriteDS(()cdconfig-Vurch, Short_pkt_write_type, 0x43, 0x65); // set VGL clamp level
shortWriteDST(lcdconfig->virch, short pite vite type, 0x50, 0x80); // VREG1
shortWriteDST(lcdconfig->virch, short pkt write type, 0x51, 0x88): // VBEG2
shortWriteDS(()cdconfig->virch, short pkt write type, 0x52, 0x00): // Flicker MSB
shortWriteDSI(lcdconfig->virch, short pkt write type, 0x53, 0x49): // Flicker LSB, VCOM
<pre>shortWriteDSI(lcdconfig->virch, short_pkt_write_type, 0x55, 0x40); // Flicker</pre>
shortWriteDSI(lcdconfig->virch, short pkt write type, 0x60, 0x07); //
shortWriteDSI(lcdconfig->virch, short pkt write type, 0x61, 0x00); //
shortWriteDSI(lcdconfig=)wirch short nkt write type 0x62 0x07) //
SHOLEWIICEPOILIE ALICH, SHOLE DVC WILCE CADE! AVAI, //

Figure 12: LCD Configuration Sequence

In the figure above, the **longWriteDSI()** and **shortWriteDSI()** functions are used to send commands to the display. Looking back at Figure 14, there are 5 parameters to the page change command. In Figure 15, the long write is the DSI version of the page change command. The last parameter, Page1, is the array from Figure 8 which stores the 5 parameters.

Following the long write, the short write for setting the resolution takes the command **0x30** and the data parameter **0x01**. This sets the resolution to 480 x 854.

Checking the LCD controller datasheet can confirm that writing **0x01** to register **0x30** will set the resolution to 480 x 854. The controller datasheets can be found on Focus LCDs website. The specific ILI9806E datasheet can be found here.







a-Si TFT LCD Single Chip Driver 480(RGB)x864 Resolution and 16.7M-color



4.4.12. Resolution Control (30h)

Page 1 Co	ommand Set		<u>,</u>	3	0h : RESC	TRL (Reso	lution Co	ntrol)		
	Write / Read	D7	D6	D5	D4	D3	D2	D1	DO	Default (Hex)
Command	Write	0	0	1	1	0	0	0	0	30h
1 st Parameter	Write / Read	0	0	0	0	0		RES[2:0]	1	02h
	RES[2:0]: These	bits are use	d to select pa	anel resoluti	ion. Ition is illus	trated as be	elow table.			
				RES[2:0]]	Resolutio	on			
				000		480X86	4			
				001		480X85	4			
Description				010		480X80	0			
				011		480X64	0			
				100		480X72	0			
				Other s	setting are	inhibited				
I	I		F	igure 13:	Resolutio	n Contro	1			

Modify the Makefile

The final step in the process is to modify the Makefile with the new display source file. In the original Makefile, under SRCS, the e43rb1_fw405_c.c file was listed.

🔚 e43rb1	_fw405_c.h 🛛 🔚 e43rb1_fw405_c.c 🕄 🔚 e50ra_init.h 🕄 🔚 e50ra_i_mw490_c.h 🖾 🔚 e50ra_i_mw490_c.c 😣
1	#₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩
2	# Add your source files here
3	#wwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwww
4	<pre># firmware output file name</pre>
5	PROJ_NAME=main
6	
7	
8	# *.c file sources
9	<pre>SRCS = main.c ./sdk/system_stm32h7xx.c</pre>
10	SRCS += clock.c delay.c
11	SRCS += fwver.c misc.c debug.c usart.c
12	
13	SRCS += fmc.c dsi.c
14	SRCS += touch.c i2cs.c
10	SRUS - IUCUSIMAYE.C
16	SRCS += e43rb1_fw405_c.c
17	

Figure 14:E43RB1 Makefile





The source file must be replaced with the new source file e50ra_i_mw490_c.c for the code to compile correctly.

🔚 e43rb1_	fw405_c.h 🛛 🔚 e43rb1_fw405_c.c 🏼 🔚 e50ra_init.h 🛛 🔚 e50ra_i_mw490_c.h 🛛 🔚 e50ra_i_mw490_c.c 😒
1	฿๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛
2	# Add your source files here
3	#wwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwww
4	<pre># firmware output file name</pre>
5	PROJ_NAME=main
6	
7	
8	# *.c file sources
9	<pre>SRCS = main.c ./sdk/system_stm32h7xx.c</pre>
10	SRCS += clock.c delay.c
11	SRCS += fwver.c misc.c debug.c usart.c
12	
13	SRCS += fmc.c dsi.c
14	SRCS += touch.c i2cs.c
15	SR65 - Focubimage.c
16	SRCS += e50ra_i_mw490_c.c
17	

Figure 15: E50RA Makefile

Once all the changes have been made to the various headers, source, and Makefiles the demo will build and can be downloaded into the STM32H7 Discovery board with the appropriate display attached.



Figure 16 E50RA-I-MW490-C Running Demo Firmware





Summary

In Part 1, the hardware requirements for a MIPI display demo were presented. How to assemble the hardware was shown. Finally, a brief overview of the MIPI DSI interface and the STM32 DSI Host peripheral were discussed.

In Part 2 presented here, the development tools and frame buffer consideration were briefly discussed. The demonstration firmware operation was mentioned along with the touch interface. The following sections went through the operation of modifying the firmware for the E50RA-I-MW490-C display. Through the modification of the firmware, the structure and basic layout of the code is shown.

LCD Handling Precautions

- Do not store the TFT-LCD module in direct sunlight, best stored in a dark place.
- Do not leave it exposed to high temperature and high humidity for a long period of time.
- Recommended temperature range is 0 to 35 °C, relative humidity should be less than 70%.
- Stored modules away from condensation as formation of dewdrops may cause an abnormal operation or failure of the module.
- Protect the module from static discharge.
- Do not press or scratch the surface and protect it from physical shock or any force.

Disclaimer

Buyers and others who are developing systems that incorporate FocusLCDs products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation, and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all FocusLCDs products used in or for Designers' applications) with all applicable regulations, laws, and other applicable requirements.

Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that:

- (1) anticipate dangerous consequences of failures
- (2) monitor failures and their consequences, and

(3) lessen the likelihood of failures that might cause harm and take appropriate actions.

The designer agrees that prior to using or distributing any applications that include FocusLCDs products, the Designer will thoroughly test such applications and the functionality of such FocusLCDs products as used in such applications.