





NT35532

Data Sheet

One-chip RAM-less Driver IC for 16.77M colors Full-HD a-Si GOA TFT LCD with MIPI/SPI/I2C Interface

Version 4.0 2014/07/04



NT35532

Index

Index	2
Reversion History	5
1. General Description	6
1.1 Purpose of this Document	6
1.2 General Description	6
2. Features	7
3. Block Diagram	10
4. Pin Description	11
4.1 Pins for Power Input	11
4.2 Pins for MIPI Interface	12
4.3 Pins for SPI / I2C Interface	13
4.4 Pins for CABC	13
4.5 Pins for Interface Control	14
4.6 Pins for Logic Function Control	15
4.7 Analog Output for Display Driving	17
4.8 Panel Control Signals	17
4.9 Power Supply Pins	18
4.10 Test and Dummy Pins	19
4.11 Panel Test Pins	20
5. Function Descriptions.	21
5.1 Interfaces (SPI/I2C/MIPI)	21
5.1.1 SPI Interface	22
5.1.2 I2C Interface	26
5.2 Frame Tearing Effect Interface	29
5.2.1 Tearing Effect Line Modes	29
5.2.2 FTE Output Position Setting	31
5.3 Dynamic Backlight Control Function	32
5.3.1 Content Adaptive Backlight Control (CABC)	33
5.3.2 Display Backlight Dimming Control	34
5.3.3 Brightness Control Lines for Backlight	35
5.4 MIPI Interface (Mobile Industry Processor Interface)	38
5.4.1 Display Module Pin Configuration for DSI	39
5.4.2 Display Serial Interface (DSI)	41
5.5 Display Reference Clock Function	134
5.6 GAMMA Function	135
5.7 Reset Function	136
5.7.1 Timing of Reset Pin	138
5.8 Basic Operation Mode	139
5.9 Power On/Off Sequence	140
5.9.1 Power Supply On/Off setting sequence	141



5.9.2 Power Ramp-up/down SPEC	144
5.10 Instruction Setting Sequence	146
5.10.1 Sleep SET/EXIT Sequences	146
5.10.2 Deep Standby Mode ENTER/EXIT Sequences	147
5.11 SLEEP OUT-COMMAND AND SELF-DIAGNOSTIC FUNCTIONS OF THE DISPLAY MODULE	148
5.11.1 Register Loading Detection	148
5.11.2 Functionality Detection	149
6. Command Descriptions	150
Note: At MIPI interface, the page setting command must be sent by single packet transmission,	
or insert 1us delay after page setting command.	
6.1 User Command Set (Command 1)	
(00h) NOP: No Operation	
(01h) SOFT_RESET: Software Reset	
(04h) RDID: Read Display ID	
(05h) RDNUMED: Read Number of the Error on DSL	
(0Ah) GET_POWER_MODE: Read Display Power Mode	
(0Bh) GET_ADDRESS_MODE: Get the Display Panel Read Order	
(0Dh) GET_DISPLAY_MODE: Read the Current Display Mode	
(0Eh) GET_SIGNAL_MODE: Get Display Module Signaling Mode	
(0Fh) RDDSDR: Read Display Self-Diagnostic Result	164
(10h) ENTER_SLEEP_MODE: Enter the Sleep-In Mode	
(11h) EXIT_SLEEP_MODE: Exit the Sleep-In Mode	
(20h) EXIT_INVERT_MODE: Display Inversion Off	
(21h) ENTER_INVERT_MODE: Display Inversion On	168
(26h) GMASET: Gamma Curves Selection	
(28h) SET_DISPLAY_OFF: Display Off	170
(29h) SET_DISPLAY_ON: Display On	171
(34h) SET_TEAR_OFF: Tearing Effect Line OFF	172
(35h) SET_TEAR_ON: Tearing Effect Line ON	173
(36h) SET_DIRECTION_MODE: Data Direction Access Control	175
(3Ah) SET_PIXEL_FORMAT: Set the Interface Pixel Format	177
(44h~45h) SET_TEAR_SCANLINE: Set Tear Line	178
(46h) RDSCL : Read Scan Line	180
(4Fh) ENTER_DSTB_MODE: Enter the Deep Standby Mode	
(51h) WRDISBV: Write Display Brightness	
(52h) RDDISBV: Read Display Brightness	
(53h) WRCTRLD: Write CTRL Display	
(54h) RDCTRLD: Read CTRL Display	
(55h) WRPWRSAVE: Write Power Save	
(56h) RDPWRSAVE: Read Power Save	
(5Eh) WRCABCMB: Write CABC Minimum Brightness	
(5Fh) RDCABCMB: Read CABC Minimum Brightness	192



	(A1h) RDDDBS: Read DDB Start	193
	(A8h) RDDDBC: Read DDB Continue	195
	(AAh) RDFCS: Read First Checksum	196
	(ABh) MIPI Error Report	197
	(ACh) DCS long write payload counter	198
	(AEh) STB EDGE POSITION	199
	(AFh) RDCCS: Read Continue Checksum	201
	(BAh) SET_MIPI_LANE and DSI MODE SELECTION	202
	(D2h~D7h) RGBMIPICTRL: RGB-MIPI-Video-Mode Signal Control	204
	(D9h) EXCK_CTRL: Display Clock Source Control	208
	(DAh) RDID1: Read ID1	210
	(DBh) RDID2: Read ID2	211
	(DCh) RDID3: Read ID3	212
	(E1h) IDLEMODE_BL_Control: Write IDLEMODE_BL_Control	213
	(E2h) IDLEMODE_BL_Control: Read IDLEMODE_BL_Control	215
	(F3h) MULTIIF: Multi-Interface Function	217
	(F4h) Novatek ID: Read Novatek ID	219
	(F5h) IF_TEST: INTERFACE TEST	220
	(F6h~F7h) EXCK_CTRL: Display Clock Source Control	221
10	(F8h) I2C_SLAVE_ADDR: I2C Slave Address	222
ILAI	(F9h) PIXEL_EXTEN: PIXEL EXTENSION FORMAT	223
	(FBh) RELOAD CMDI	224
	(FEh) RD_CMDSTATUS: Read the Current Register Set	225
	(FFh) CMD Page Select.	227
7. Elect	rical Characteristics	228
7.1	ABSOLUTE MAXIMUM RATINGS	228
7.2	DC CHARACTERISTICS	229
	7.2.1 Basic Characteristics	229
	7.2.2 Current Consumption	230
	7.2.3 MIPI DC Characteristics	231
7.3	AC CHARACTERISTICS	232
	7.3.1 MIPI Interface Characteristics	232
	7.3.2 Serial Interface Timing Characteristics	241
	7.3.3 I2C Bus Characteristics	242
	7.3.4 Reset Timing Characteristics	244



Reversion History

Version	Contents	Prepared by	Checked by	Approved by	Date
0.00	Preliminary Version	Steve Chiang	Charley Chou		2013/04/12
0.01	 Modify Source driver output (page 7.) Modify ENPWRP/ENPWRN to digital output (page 16.) Modify CGOUTL[18:1] and CGOUTR[18:1] to CGOUTL[20:1] and CGOUTR[20:1] (page 17.) Add Block diagram (page 10.) Add HBM mode in 0x5300 (page 184.) Add 0xE1h IDLE MODE BL Control (page 214.) Add 0xBAh DSI mode selection(page.202.) Add Output Voltage Level(page.9) 	Aaron Tan	Charley Chou		2012/09/17
0.02	 Add CGTEST3, CGTEST4 (page. 19) Add HBP and HFP application restriction (page. 207) Modify VP_HSSI, VDD typical voltage level (page.231, 233) Modify parameters of table "Required Peripheral Timing" (P.133) 	Aaron Tan Steve Chiang	Charley Chou	2	2013/03/28
0.03	 Modify "Block Diagram" (page.10) "TOP_PATEN", "TOP_COM", "BOTM_PATEN", "BOTM_COM" pin description move to "Panel Test Pins" block. (page.20) Modify "Required Peripheral Timing" Table. (page.133) Modify OSC spec: 14MHz -> 14.66MHz (page.134) Modify VDDAM range : 1.65 ~ 3.6V (page.8,11,229,231,241-244) Remove 3D function (include BCh command) description. (page.8,9,67,154,188,204) Modify VBP/VFP/HBP/HFP constraints. (page.206) Add current consumption data. (page.230) 	Steve Chiang	Chris Chen	Charley Chou	2013/06/07
1.0	1.Modify Block diagram. (page.10) 2.Modify Display Module Pin Configuration for DSI.(page.39,40)	Steve Chiang	Chris Chen	Charley Chou	2013/07/19
1.1	1.Modify LEDPWM frequency. (page.36) 2.Modify MIPI DSI mode selection.(page.202) 3.Modify HBP unit. (page.206)	Steve Chiang	Chris Chen	Charley Chou	2013/08/16
1.2	1.Modify the formula of LEDPWM frequency. (page.36) 2.Modify power ramp up spec. (page.144, 145) 3.Add the constraint of "page setting command" at MIPI I/F. (page.150) 4.Modify the typo: $80MHz \rightarrow 80Mbps.(page.232)$	Steve Chiang	Chris Chen	Charley Chou	2013/11/21
2.0	1.Modify Power Supply On/Off setting sequence. (page.141-143)	Steve Chiang	Chris Chen	Charley Chou	2014/01/06
3.0	1.Modify the pin description of VCI pad (When 2-2 & 3-PWR mode, do not need VCI stabilize cap). (page.11) 2.Modify the pin description of IDLE_ON, LED_BOOST pad. (page.19)	Steve Chiang	Chris Chen	Charley Chou	2014/02/10
4.0	1.Modify the pin description of VSOUT,HSOUT pad. (page.19) 2.Remove Section5.2 "Display Data PATH". 3.Modify the typo of 0xD9h EXCK_CTRL register. (page.208) 4.Modify the typo of Gamma reference voltage spec. (page.229)	Steve Chiang	Chris Chen	Max Tang	2014/07/04



1. General Description

1.1 Purpose of this Document

This document has been created to provide complete reference specifications for the NT35532. IC designers, testing engineers and application engineers should refer to these specifications for circuits design, quality/performance control, and IC applications for customer.

1.2 General Description

The NT35532 device is a single-chip RAM-less solution for a-Si GOA TFT LCD that incorporates gate drivers, a timing controller with glass interface level-shifters, a VCOM driver and a glass power supply circuit.

The NT35532 can support MIPI, SPI and I2C interface. The source resolution can be adjusted from 720RGB to 1080RGB and the gate resolution also can be set from 1024 lines to 1920 lines. Regarding the detailed resolution setting, please refer to NT35532 Application Note.

The NT35532 is also able to make gamma correction settings separately for RGB dots to allow benign adjustments to panel characteristics, resulting in higher display qualities. The IC includes internal boosters that generate the LCD driving voltage, breeder resistance and voltage follower circuit for the LCD driver. A deep standby mode is also supported for lower power consumption.

The NT35532 also supports CABC function for the backlight control. It's able to reduce the total power consumption of display module

significantly.

This LSI is suitable for small or medium-sized portable mobile solutions requiring long-term driving capabilities, including bi-directional pagers, digital audio players, cellular phones and handheld PDA.





2. Features

- Single-chip Full-HD a-Si GOA Controller / Driver.
- Principal Display Resolution
 - 1080RGB x 1920 (1:1 Multiplexer for source driver, Source output from S1 to S1620, and S1621 to S3240)
 - 1050RGB x 1680 (1:1 Multiplexer for source driver, Source output from S1 to S1575, and S1666 to S3240)
 - 1050RGB x 1400 (1:1 Multiplexer for source driver, Source output from S1 to S1575, and S1666 to S3240)
 - 1024RGB x 1280 (1:1 Multiplexer for source driver, Source output from S1 to S1536, and S1705 to S3240)
 - 1000RGB x 1600 (1:1 Multiplexer for source driver, Source output from S1 to S1500 and S1741 to S3240)
 - 960RGB x 1440 (1:1 Multiplexer for source driver, Source output from S1 to S1440, and S1801 to S3240)
 - 960RGB x 1280 (1:1 Multiplexer for source driver, Source output from S1 to S1440, and S1801 to S3240)
 - 900RGB x 1600 (1:1 Multiplexer for source driver, Source output from S1 to S1350, and S1891 to S3240)
 - 900RGB x 1440 (1:1 Multiplexer for source driver, Source output from S1 to S1350, and S1891 to S3240)
 - 850RGB x 1360 (1:1 Multiplexer for source driver, Source output from \$1 to \$1275, and \$1966 to \$3240)
 - 810RGB x 1440 (1:1 Multiplexer for source driver, Source output from S1 to S1215, and S2026 to S3240)
 - 800RGB x 1280 (1:1 Multiplexer for source driver, Source output from S1 to S1200, and S2041 to S3240).
 - 768RGB x 1366 (1:1 Multiplexer for source driver, Source output from S1 to S1152, and S2089 to S3240)
 - 720RGB x 1280 (1:1 Multiplexer for source driver, Source output from S1 to S1080, and S2161 to S3240)

Display Modes

- Full Color Mode: 16.77M-colors
- Reduced Color Mode: 262K-colors
- Reduced Color Mode: 65K-colors
- Only supported Normal Display Mode
- Interface
 - MIPI DSI Interface (D-PHY: V1.1 , DSI:1.01.00, DCS:1.01.00)

MIPI I/F Supported 2, 3 or 4 data lanes (Lane number is selected by register Bah of CMD1 in MIPI LP mode, and this register can be programmed by MTP)

- I2C Interface
- SPI Interface
- Multi-interface (MIPI + SPI (8/9-bits) or MIPI + I2C by HW pin or register setting)

Display Features

- Individual gamma correction setting for RGB dots
- Deep standby function



RE

On Chip Function

DC/DC converter

JOVATEK

- VCOM voltage generator
- Supports control signals (CGOUTR1~R20, CGOUTL1~L20) to gate driver in the LCD panel
- Provide OTP (1 time) to store related Power, a-Si setting, and gamma setting
- Provide MTP (3 times) to store VCOM, ID1, ID2, ID3 and DDB calibration
- Oscillator for display clock generation
- On module checksum checking
- Image enhancement technology

• Content Adaptive Backlight Control (CABC) Function

- Histogram analysis & data process
- Dimming control
- Only supported in full display mode
- Supply Voltage Range
 - Analog supply voltage range VCI to AVSS: 2.5V to 4.8V
 - I/O supply voltage range for VDDI to VSS: 1.65V to 3.6V
 - MIPI DSI supply voltage range for VDDAM to VSS: 1.65V to 3.6V
 - (VDDAM can connect to VDDI or VCI if its operation voltage is available)
 - Analog supply voltage range for AVDD to AVSS: 4.5V to 6V
 - Analog supply voltage range for AVEE to AVSS: -4.5V to -6V





Output Voltage Level

- Source output voltage level: (GVDDP ~ +0.2V) and (-0.2V ~ GVDDN)
- Gamma voltage range: GVDDP = 3.5V ~ 5.5V (10mV/step)

GVDDN = -3.5V ~ -5.5V (10mV/step)

■ Positive gate driver output voltage level: VGH to AVSS = 2 x AVDD, 2 x AVDD – VCL, 2 x AVDD – AVEE, 3 x AVDD – VCL,

3 x AVDD - AVEE

■ Negative gate driver output voltage level: VGL to AVSS = AVEE – VCI1, 2 x AVEE, 2 x AVEE – VCI1, 2 x AVEE - AVDD


VGLO= -4V ~ -18V (100mV/step)

Common electrode output voltage level: VCOMDC3 = -4V to +1V (10mV/step)

2014/07/04



3. Block Diagram







4. Pin Description

4.1 Pins for Power Input

Symbol	Pad Type	Description					
VCI	Power Supply	 Power supply to the liquid crystal power supply analog circuit. Connect VCI to an external power supply with 2-1PWR and 4 PWR modes (VCI = 2.5V to 4.8V). In 2-2PWR and 3 PWR modes, VCI will be a LDO output. 					
VDDI	Power Supply	- Power supply to the I/O. - VDDI = 1.65V to 3.6V					
VDDI_DC	Power Supply	- Connect to VDDI for preventing noise.					
VDDAM	Power Supply	- Power supply for MIPI interface. - VDDAM = 1.65V ~ 3.6V					
VSS	Power Ground	- Ground for digital logic. VSS = 0V					
AVSS AVSS_DC	Power Ground	 Ground for the analog unit (regulator, liquid crystal power supply circuit). AVSS = 0V. In case of COG, connect AVSS to VSS on the FPC to prevent noise. 					
CVSS	Power Ground	 Ground for the charge pump. CVSS = 0V. In case of COG, connect CVSS to VSS on the FPC to prevent noise. 					
VG_HSSI	Power Ground	 Ground for the High Speed Interface regulator. VG_HSSI= 0V. In case of COG, connect VG_HSSI to VSS on the FPC to prevent noise. 					
AVDD	Power Input	 Positive input analog power for driver IC use. It can be generated by "Internal PFM" or supported by "external PMIC". 					
AVEE	Power Input	 Negative input analog power for driver IC use. It can be generated by "Internal PFM" or supported by "external PMIC". 					
VBAT	Powe input (AVDD-VSS)	- Battery voltage detection input signal. - If not used, please tie it to VSS.					
VCI_DET	Powe input (VCI-VSS)	 Battery voltage detection input signal. It is used to connect to VCI. 					
EXTP	Output	 Control output for gate of NMOS in positive internal PFM converter when ENPWRP = AVSS. If not used, please let this pin open. 					
EXTN	Output	 Control output for gate of PMOS in negative internal PFM converter when ENPWRN = AVSS. If not used, please let this pin open. 					
CSP	Analog Input	 Voltage signal for sensing external inductor current in positive Internal PFM converter when ENPWRP = AVSS. If not used, please let this pin open. 					
CSN	Analog Input	 Voltage signal for sensing external inductor current in negative Internal PFM converter where ENPWRN = AVSS. If not used, please let this pin open. 					

2014/07/04



4.2 Pins for MIPI Interface

Symbol	Pad Type	Description
		- DSI_CLK positive/ negative in MIPI interface.
		- HSSI_CLK_P/N are differential small amplitude signals. Ensure the trace length is shortest so
	MIDI Input	that the – COG resistance is less than 10 ohm.
HSSI_CLK_P/N	MIPI Input	- For MIPI I/F, if deep standby mode is used, please pull HSSI_CLK_P/N to VSS after issuing
		deep standby command
		- If not used, please tie to VSS.
		- MIPI positive/negative data signal line.
		- HSSI_D0_P/N are differential small amplitude signals. Ensure the trace length is shortest so
HSSI_D0_P/N	MIPI I/O	that the COG resistance is less than 10 ohm.
H33I_D0_F/N	WIFT VO	- For MIPI I/F, if deep standby mode is used, please pull HSSI_D0_P/N to VSS after issuing
		deep standby command
		- If not used, please tie to VSS.
		- MIPI positive/ negative data signal line.
		- HSSI_D1_P/N are differential small amplitude signals. Ensure the trace length is shortest so
HSSI_D1_P/N	MIPHnput	that the COG resistance is less than 10 ohm.
H33I_D1_F/N		- For MIPI I/F, if deep standby mode is used, please pull HSSI_D1_P/N to VSS after issuing
		deep standby command
		- If not used, please tie to VSS.
		- MIP(positive/ negative data signal line.
N ~		HSSI_D2_P/N are differential small amplitude signals. Ensure the trace length is shortest so
HSSI_D2_P/N	MIPI Input	that the COG resistance is less than 10 ohm.
H33I_D2_F/N	Mirinput	- For MIPI I/F, if deep standby mode is used, please pull HSSI_D2_P/N to VSS after issuing
		deep standby command
		- If not used, please tie to VSS.
		- MIPI positive/ negative data signal line.
		- HSSI_D3_P/N are differential small amplitude signals. Ensure the trace length is shortest so
HSSI_D3_P/N	MIPI Input	that the COG resistance is less than 10 ohm.
1001_00_17/14		- For MIPI I/F, if deep standby mode is used, please pull HSSI_D3_P/N to VSS after issuing
		deep standby command.
		- If not used, please tie to VSS.



NT35532

4.3 Pins for SPI / I2C Interface

Symbol	Pad Type	Description
		- Chip select input pin of NT35532.
CSX	Digital Input	CSX = "0" (VSS): Selected (accessible)
CSX	(VDDI – VSS)	CSX = "1" (VDDI): Unselected (not accessible)
		- If not used, please pull it to VDDI.
DCX	Input	- This pin is used for SPI 8-bits I/F. - If not used, please tie this pin to VDDI.
		- WRX: Novatek engineering mode.
WRX	Digital Input	- SCL: A synchronous clock signal in serial interface (SPI) operation
(SCL/ I2C_SCL)	(VDDI – VSS)	- I2C_SCL: Serial input / output clock in I2C interface operation.
		- If not used, please pull it to VDDI.
SDI (I2C_SDA)	Digital I/O (VDDI – VSS)	 SDI: Serial data input pin (SDI) in serial interface (SPI) operation. I2C_SDA: Serial input/output data in I2C-Bus interface operation. If not used, please pull it to VSS.
SDO	Digital Output (VDDI – VSS)	 Serial data output pin (SDO) in serial interface operation. If the host places the SDI line into high-impedance state during the read intervals, then the SDI and SDO can be tied together. If not used, please let it floating. If user wants to save one trace of glass and system can support SDI/SDO share one wire, you can let SDO tie to SDI together on glass.
4.4 Pins for		

4.4 Pins for CABC

Symbol	Pad Type	Description
	Digital Output (VDDI – VSS)	- This pin is used to connect to the external LED driver of panel backlight control.
LEDPWM		 PWM type control signal for determining brightness of the LED backlight. The duty width of this LEDPWM signal is set by an 8-bits value to determine the duty from 0%
		(Low) and 100% (High). - If not used, please open this pin.



4.5 Pins for Interface Control

Symbol	Pad Type		Description							
		Sele	ects	s the	interf	ace to MPU (VDDI –VSS am	plitude signal).			
		I	M2	IM1	IMO	Interface Selection	Data Pins	Available Colors		
			0	0	0	MIPI + I2C	MIPI : HSSI_D0_P/N ~ HSSI_D3_P/N I2C : I2C_SDA	65k, 262k, 16.77M		
			0	0	1	Reserved	Reserved	Reserved		
			0	1	0	MIPI + SPI (9-bits) (SCL rising edge trigger)	MIPI : HSSI_D0_P/N ~ HSSI_D3_P/N SPI : SDI, SDO	65k, 262k, 16.77M		
IM2 – 0	Digital Input (VDDI – VSS)		0	1	1	MIPI + SPI (8-bits) (SCL rising edge trigger)	MIPI :HSSI_D0_P/N ~ HSSI_D3_P/N SPI : SDI, SDO	65k, 262k, 16.77M		
			1	0	0	Reserved	Reserved	Reserved		
			1	0	1	Reserved	Reserved	Reserved		
			1	1	0	MIPI Interface	HSSI_D0_P/N, HSSI_D1_P/N HSSI_D2_P/N, HSSI_D3_P/N	65k, 262k, 16.7M		
~			1	1	1	Reserved	Reserved	Reserved		
NO	NFN AV	No		a	nd Da	ata Lane to VP_HSSI.	′011b and do not use MIPI I/F, please nterface function also can be set by C			



4.6 Pins for Logic Function Control

Symbol	Pad Type						I	Descrip	tion					
RESX	Digital Input (VDDI – VSS)	Lo	 This signal will reset the device and must be applied to properly initialize the chip. Signal is active Low. There is no internal pull high resistor for this pin. 											
ЕХСК	Digital Input (VDDI – VSS)	- Th	 External Clock Source to Driver IC. This external clock frequency range is 9MHz to 40MHz. If not used, please tie it to VSS. 											
FTE	Digital Output (VDDI – VSS)	- Th	ne output	id pulse si voltage le , please le	evel of F	TE pin i	s deterr			zing RA	M data v	write ope	erations	
FTE1	Digital Output (VDDI – VSS)	- Th	 This signal is used for noise sensing of TP (Generating a pulse output per scan line from NT35532). The output voltage level of FTE1 pin is determined by VDDI. If not used, please let this pin floating. 											
REQOUT	Digital Output (VDDI – VSS)	- Th	 This signal is used to notice Host to input frame data in interval driving mode. The output voltage level of REQOUT pin is determined by VDDI. If not used, please let this pin floating. 											
		 PNSWAP and DSWAP are used for the combination of polarity swap and data lane swap of MIPI. If not used, please assigned default state as PNSWAP=1b, DSWAP[1:0]=11b. 												
Male	la I	PN	NSWAP	DSWAP [1:0]	D2+	D2-	D1+	D1-	CLK+	CLK-	D0+	D0-	D3+	D3-
				00b	D3-	D3+	D2-	D2+	CLK-	CLK+	D1-	D1+	D0-	D0+
PNSWAP	Digital Input		0	01b	D3-	D3+	D0-	D0+	CLK-	CLK+	D1-	D1+	D2-	D2+
DSWAP[1:0]	(VDDI – VSS)		-	10b	D0-	D0+	D1-	D1+	CLK-	CLK+	D2-	D2+	D3-	D3+
				11b	D2-	D2+	D1-	D1+	CLK-	CLK+	D0-	D0+	D3-	D3+
				00b	D3+	D3-	D2+	D2-	CLK+	CLK-	D1+	D1-	D0+	D0-
			1	01b	D3+	D3-	D0+	D0-	CLK+	CLK-	D1+	D1-	D2+	D2-
				10b 11b	D0+	D0-	D1+	D1-	CLK+	CLK-	D2+	D2-	D3+	D3-
					D2+	02-				OLK-	00+	00-	03+	03-
EN4PWR	Digital Input (VDDI – VSS)			Disable 4F , please tie			ction.							



		- ENPWR	- ENPWRP and ENPWRN are used to select four kind power modes for AVDD and AVEE.								
			EN4PWR ENPWRP, Power Mode Input Power ENPWRN		AVDD	AVEE					
ENPWRP/	Digital Input	N.A.	00	2-1PWR	VDDI, VCI	Internal PFM	Internal PFM				
ENPWRN	(VDDI – VSS)	N.A.	10	2-2PWR	VDDI, AVDD	External AVDD	Internal PFM				
		0	11	3PWR	VDDI, AVDD, AVEE	External AVDD	External AVEE				
		1	11	4PWR	VDDI, VCI, AVDD, AVEE	External AVDD	External AVEE				
		Note: For	more detail	application circ	uits, please refer to NT3	5532 Application I	lote.				

NEM CLOSURE

2014/07/04



4.7 Analog Output for Display Driving

Symbol	Pad Type	Description
VCOMDC3	Analog Output	- VCOMDC3 signal output for panel usage.
S1 to <mark>S3240</mark> and SL1/SR1	Analog Output	 Liquid crystal application voltage output lines. If source output number less than 3240, please let non-used source pins open. SR1 and SL1 are dummy sources.

4.8 Panel Control Signals

Symbol	Pad Type	Description		
CGOUTL[20:1]	Digital Output	- These pins are used for a-Si GOA control signal.		
CGOUTR[20:1]	(VGHO – VGLO)	- Please let non-used pins floating.		
MON	JATE NC	A COME IDENT		



4.9 Power Supply Pins

Symbol	Pad Type	Description		
VDD	LDO output	- Power supply to the internal logic regulator circuit.		
		- Connect a capacitor to stabilize output voltage.		
AVDDR	LDO Output	- Positive LDO output for Driver IC usage.		
		- Connect a capacitor to stabilize output voltage.		
AVEER	LDO Output	- Negative LDO output for Driver IC usage.		
		- Connect a capacitor to stabilize output voltage.		
GVDDP	LDO Output	- Positive LDO output for gamma circuit.		
GVDDN	LDO Output	- Negative LDO output for gamma circuit.		
VREF	LDO Output	- Reference voltage output from the internal reference voltage generating circuit.		
VP_HSSI	LDO Output	- Internal logic regulator output for MIPI high speed / low power mode use.		
		- Connect a capacitor for stabilization.		
VGH	Charge Pump Output	 Output voltage from the step-up circuit, and generate from AVDD, AVEE and VCL. Connect a capacitor to stabilize output voltage. 		
C21P/C21M/		- Capacitor connection pins for the step-up circuit which generate VGH.		
C22P/C22M	Analog Output	- If not used, please let these pins floating.		
VGL	Charge Pump Output	- Output voltage from the step-up circuit, and generated from AVEE and VCI.		
VGLOUT		- Please tie VGL with VGLOUT together.		
		- Connect a capacitor to stabilize output voltage.		
0 C31P/C31M	Analog Output	- Capacitor connection pins for the step-up circuit which generate VGL.		
		- If not used, please let these pins open.		
VGHO	LDO Output	- Positive LDO output for a-Si power generator.		
		- Connect a capacitor to stabilize output voltage.		
VGLO	LDO Output	- Negative LDO output for a-Si power generator.		
VGLO		- Connect a capacitor to stabilize output voltage.		
	Charge Pump Output	- Output voltage from the step-up circuit or LDO circuit, and generated from AVEE or VCI1.		
VCL	Or	- Connect a capacitor to stabilize output voltage.		
	LDO Output			
C41P/C41M	Analog Output	- Capacitor connection pins for the step-up circuit which generate VCL.		
C42P/C42M		- If not used, please let these pins floating.		
VOIA	Charge Pump Output	- Output voltage from the step-up circuit or LDO circuit, and generated from AVDD or VCI.		
VCI1	Or LDO Output	- Connect a capacitor to stabilize output voltage.		

2014/07/04



4.10 Test and Dummy Pins

Symbol	Pad Type	Description				
DUMMY	DUMMY	 These pins are dummy (possess no function inside), and are not accessible to user. Please open these test pins. 				
COGTEST1~4	Output	- Dummy pins to measure contact resistance. COGTEST1~4 pins are internal short.				
TEST[12:0]	Input/Output	 Novatek internal test pins. Please let these pins open. 				
FRM	Input	- This pin is used for Novatek engineering mode. - If not use, please tie this pin to VSS. FRM Free Running Mode Low Disable				
VDDIO	Power Output	High Enable - This pin output a VDDI level for fixed level logic pin used.				
VSOUT	(VDDI – VSS) Output	 If not used, please let it open. The VSOUT pin can select to output signal type via register setting. About the detail illustration, please refer to the application notes. (CMD2 Page4, D6h ~ D8h) If not use, please let this pin open. 				
HSOUT	Output	 The HSOUT pin can select to output signal type via register setting. About the detail illustration, please refer to the application notes. (CMD2 Page4, D6h ~ D8h) If not use, please let this pin open. 				
	Digital Output (VDDI – VSS)	 This pin is used for connected to the external LED driver circuit. It is a control signal to decrease backlight DC current in IDLE LPM mode. If not used, please let this pin open. 				
LED_BOOST	Digital Output (VDDI – VSS)	 This pin is used for connected to the external LED driver circuit. It is a control signal to increase backlight DC current in high brightness mode. If not used, please let this pin open. 				
PANTE1_CTL	Digital Output (VDDI – VSS)	- Touch panel noise reduction output signal 1. - If not used, please let this pin open.				
PANTE2_CTL	Digital Output (VDDI – VSS)	- Touch panel noise reduction output signal 2. - If not used, please let this pin open.				
PANTE3_CTL	Digital Oleutput (VDDI – VSS)	- Touch panel noise reduction output signal 3. - If not used, please let this pin open.				
VGH1 VGH2	Power Input (VGHO-VSS)	 This pin is used to discharge function. If not used, please let this pin short to VGHO. 				
vs	Digital Input (VDDI – VSS)	- Novatek test mode. - If not used, please pull it to VSS.				
нѕ	Digital Input (VDDI – VSS)	- Novatek test mode. - If not used, please pull it to VSS.				
PCLK	Digital Input (VDDI – VSS)	- Novatek test mode. - if not used, please pull it to VSS.				
DE	Digital Input (VDDI – VSS)	- Novatek test mode. - If not used, please pull it to VSS.				
RDX	Digital Input	- Novatek test mode. - Please tie this pin to VDDI.				

2014/07/04

Version 4.0





	(VDDI – VSS)	
D[23:0]	Digital I/O	- Novatek test mode.
D[23.0]	(VDDI – VSS)	- If not used, please let these pins floating.

4.11 Panel Test Pins

Symbol	Pad Type	Description		
TOP_PATEN	Output	- Please let this pin open.		
TOP_COM	Output	- Please let this pin open.		
BOTM_PATEN	Output	- Please let this pin open.		
BOTM_COM	Output	- Please let this pin open.		
DCHR1RR	Analog ouput (VGH-VSS)	 For gate signal (Group 1) slope control usage. If user wants to use, please connect a resister. If not used, please tie it to VSS. 		
DCHR2RR	Analog ouput (VGH-VSS)	- For gate signal (Group 2) slope control usage. If user wants to use, please connect a resister. - If not used, please tie it to VSS.		
IMAGE_UPDATE	Digital Input (VDDI - VSS)	- Image update detection input signal. - If not used, please tie it to VSS.		
LV_DETEC	Digital Input (VDDI – VSS)	- Low voltage detection input signal. - If not used, please tie it to VSS.		
U	Ma			





5. Function Descriptions

5.1 Interfaces (SPI/I2C/MIPI)

JNP NC

The NT35532 provides MIPI DSI, MIPI DSI + SPI (8/9-bits) and MIPI DSI + I2C interface. The interface can be determined by hardware pins (IM[2:0]). When MIPI DSI + SPI (8/9-bits) and MIPI DSI + I2C interface, SPI (8/9-bits) and I2C only support register access. Besides, user also can read and write registers via MIPI interface. But NT35532 doesn't support these two I/F to access register simultaneously. NT35532 also provides another multi-interface selection by register setting (CMD1 F3h), It is only available when IM[2:0] = 110b.

IM2	IM1	IMO	System Interface	Data Pins	Available Colors
0	0	0	MIPI DSI + I2C	MIPI : HSSI_D0_P/N ~ HSSI_D3_P/N I2C : I2C_SDA	65k, 262k, 16.77M
0	0	1	Reserved	Reserved	Reserved
0	1	0	MIPI DSI + SPI (9-bits Type) (SCL rising edge trigger)	MIPI : HSSI_D0_P/N ~ HSSI_D3_P/N SPI : SDI, SDO	65k, 262k, 16.77M
0	1	1	MIPI DSI + SPI (8-bits Type) (SCL rising edge trigger)	MIPI : HSSI_D0_P/N ~ HSSI_D3_P/N SPI : SDI, SDO	65k, 262k, 16.77M
1	0	0	Reserved	Reserved	Reserved
1	0	1	Reserved	Reserved	Reserved
1	1	0	MIPI DSI Interface	HSSI_D0_P/N, HSSI_D1_P/N HSSI_D2_P/N, HSSI_D3_P/N	65k, 262k, 16.7M
1	1	1	Reserved	Reserved	Reserved

Interface Selection of NT35532





5.1.1 SPI Interface

5.1.1.1 General Description for LoSSI

The Module uses a 9-bits serial interface (LoSSI). The chip-select CSX (active low) enables and disables the serial interface. RESX (active low) is an external reset signal. SCL is the serial data clock and SDA is serial data.

Serial data must be input to SDI in the sequence D/CX, D7 to D0. The Graphics Controller Chip reads the data at the rising edge of SCL signal. The first bit of serial data D/CX is data/command flag. When D/CX = "1", D7 to D0 bits are command parameters. When D/CX = "0" D7 to D0 bits are commands.

SCL is not a continuous clock and it can be stopped by the host CPU when SCL is low or high after a rising edge of SCL for D0 in the writing mode.


SCL and SDI can be high or low when there is a falling or rising edge of the CSX.

The 8bits serial mode consists of the Data/Command selection input (D/CX), chip enable input (CSX), the serial clock input (SCL), serial data Input (SDI) and serial output data (SDO) for data transmission. Serial clock (SCL) is used for interface with MCU only, so it can be stopped when no communication is necessary.

Note: If user wants to save trace of FPC and system can support SDI and SDO share same wire, you can tie SDO to SDI together on glass.

5.1.1.2 Command Write for LoSSI

The host CPU drives the CSX pin low and starts by setting the D/CX-bit on SDI. The bit is read by the display on the first rising edge of SCL. On the next falling edge of SCL the MSB data bit (D7) is set on SDA by the CPU. On the next falling edge of SCL the next bit (D6) is set on SDI. This continues until all 8 Data bits have been transmitted as shown in below figures: Command Write.



Command Write for 8-bits SPI

2014/07/04






5.1.1.3 Read Functions for LoSSI

8-bits Reading Function without including dummy clock cycle

Reading commands 05h, 0Ah, 0Bh, 0Dh, 0Eh, 0Fh, DAh, DBh, DCh, FEh, 52h, 54h, 56h, 5Fh, AAh, AFh, F4h



Note: In above figure is an ID Data length 24bits example (MSB first and parameter 1 first).


2014/07/04



NØVATEK

5.1.1.4 Display Module Data Transfer Recovery (example for LoSSI)

If there is a break in data transmission while transferring command or Multiple Parameter command Data, before a whole byte has been completed, then the Display Module will have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select line (CSX) is next activated. See the following example:



LoSSI and break during parameter


Note: Break can be e.g. another command or noise pulse.



5.1.1.5 Display Module Data Transfer Pause (example for LoSSI)

It will be possible when transferring Command or Multiple Parameter Data to invoke a pause in the data transmission. If the Chip Select Line is released after a whole byte of Frame Memory Data, Command or Multiple Parameter Data has been completed, then the Display Module will wait and continue the Command or Parameter Data Transmission from the point where it was

paused as shown below:








5.1.2 I2C Interface

The I2C-bus is for bi-directional, two-line communication between different ICs or modules. The two lines are the Serial Data line (I2C_SDA) and the Serial Clock Line (I2C_SCL). Both lines must be connected to a positive supply via pull-up resistors. Data transfer can be initiated only when the bus is not busy. Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH level signal put on the bus by the transmitter during which time the master generates an extra acknowledgement related clock pulse. A slave receiver which is addressed must generate an acknowledgement after the reception of each byte. Also a master receiver must generate an acknowledgement after the reception of each byte.

(a) I2C-Bus Protocol:

Before any data is transmitted on the I2C-bus, the device, which should respond is addressed first. There are four slave address can be selected by MCU. The slave addressing is always carried out with the first byte transmitted after the START procedure.




NT35532 I²C-bus supports high speed mode transfer r(3.4MHz). I²C master must transfer 8 bits "Master codes", which are not used for slave addressing or other purposes. This master code is binary code " 0000_1xxx ". Next diagram shows the sequence from fast/standard mode to high mode and high speed mode to fast/standard mode.

 	Fast/Standard mode	Ś,				High s	peed mode			Fast/Standard mode
S	Master code	/A	Sr	Slave add	R/W	А	DATA	A or /A	Р	
									<	High speed mode
									Sr	Slave add

(b) Definitions:

- Transmitter: The device which sends the data to the bus.
- Receiver: The device which receives the data from the bus.
- Master: The device which initiates a transfer, generates clock signals and terminates a transfer.
- Slave: The device addressed by a master.
- Multi-master: More than one master can attempt to control the bus at the same time without corrupting the message.
- Arbitration: Procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted.
- Synchronization: Procedure to synchronize the clock signals of two or more devices.



2014/07/04



5.1.2.1 Slave Address of I2C

IGVATEK

NT35532 supports many slave addresses after the START procedure via I2C bus for MCU usage. A register (CMD1 register F8h) bit I2C_SLAVE_ADDR[6:0] to set the user's desired slave address. And 000_0xxxb and 111_1xxxb except 000_0000h has been reversed. The slave address selection is described as the following table. The I2C interface address is decided by external MPU. 000_0000h is a global address that always can access register of NT35532.

Notes	Slave Address	I2C_SLAVE_ADDR[6:0]
	000_000b	000_000b
000_0xxxb and 111_1xxxb:	:	:
Reversed excepted 000_000b	111_0110b	111_0110b
n-FF	111_0111b	111_0111b

Selection Table of Slave Address

5.1.2.2 Register Write Sequence of I2C Interface

NT35532 supports register write sequence via I2C-bus transfer. The detail transference sequences are illustrated and described as below.


(1) Data transfers for register writing follow the format is shown in below

(2) After the START condition (S), a slave address is sent. R/W bit is setting to "zero" for WRITE.

- (3) The slave issues an ACK to master.
- (4) 8-bits register high byte address transfer first. Then transfer the register low byte address.

(5) 8-bits register high byte data of parameter transfer first. Then transfer the register low byte data parameter.

(6) A data transfer is always terminated by a STOP condition.




Register Writing Timing



5.1.2.3 Register Read Sequence of I2C Interface

NT35532 supports register read sequence via I2C-bus transfer. Register data reading transfers follow the format and is shown in below.








5.2 Frame Tearing Effect Interface

The Tearing Effect output line supplies to the MPU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line off and on commands. The mode of the Tearing Effect signal is defined by the parameter of the Tearing Effect Line On command. The signal can be used by the MPU to synchronize Frame Memory Writing when displaying video images.

5.2.1 Tearing Effect Line Modes

Mode A

The Tearing Effect Output signal consists of V-Blanking Information only :




t_{hdh} = The LCD display is not updated from the Frame Memory

t_{hdl} = The LCD display is updated from the Frame Memory (except Invisible Line – see above)

Mode C


This mode turns on the display module's Tearing Effect output signal on the TE signal line when the display module reaches line N. The Tearing Effect Line On has one parameter that describes the Tearing Effect Output Line mode. In below figure, it shows that TE only output one line period pulse that can be selected from 2nd line to 1920th line by register 4400h and 4401h.





Register 3500h	Register 4400h	TE Output		
М	N			
0	0	TE high in V-porch region (A)		
1	0	TE high in all V-porch and H-porch region (B)		
0	≠ 0	TE high at N-th line (C)		
1	≠ 0	TE high in all V-porch and H-porch region (B)		

Where Mode A, Mode B, and Mode C timing chart is shown in below:




Notes 1: During sleep-in mode, the Tearing Output pin is active Low

Notes 2: N ≥ "Horizontal line number" will be ignore in TE mode C. "Horizontal line number" is decided by bit GM[1:0] of 00h (CMD2 Page0).

AC characteristics of Tearing Effect Signal (FTE)

FTE's rising-time and falling-time (tr, tf) are stipulated to equal to or less than 15ns when maximum loading is 30pF.



2014/07/04





V *

5.2.2 FTE Output Position Setting

The FTE pulse of "Mode C" is output to the line determined by N[10:0]. The FTE signal can be adopted as the trigger signal for writing image

data in synchronization with display operation by detecting the RAM address where data is read out for display.

N[10:0]	FTE Output Line
0000h	FTE high only in VBP Region
0001h	2nd lines
0002h	3rd lines
0003h	4th lines
:	:
077Dh	1918th lines
077Eh	1919th lines
077Fh	1920th lines
	FTE Output Line

FTE Output Line




5.3 Dynamic Backlight Control Function

The NT35532 supports Backlight-Control function to control brightness of backlight and to process image dynamically. This function enables to reduce backlight power consumption and minimize the effect of reduced power on the display image. The display image is dynamically controlled by CABC (Contents Adaptive Backlight Control) block. The availability of this function ranges from moving picture such as TV image to still picture such as menu. However, in order to gain a better display quality and reduce the power consumption of the backlight, the NT35532 internally uses NVT gamma algorithm to produce an optimal backlight control based on different image contents. Therefore, the power consumption of the backlight can be reduced without changing display image. The Backlight-Control function of the NT35532 supports two architectures as shown in below:


Architecture 1:

The brightness of backlight can directly be controlled by CABC block of the NT35532. The NT35532 will output the PWM duty via "LEDPWM" pin. The PWM duty is determined by CABC processed results based on different image contents. As for this application, user also can set/clear the bit "BL" of CMD1 register 53h to turn on/off the backlight. Besides, the user can control the brightness of the backlight by forcing a specified PWM duty. The CMD2 Page3 register 00h and 2Fh (include of EORCE_CABC_DUTY[7:0] and FORCE_CABC_PWM) is used to forcing the PWM duty.



Architecture 2:

The brightness of the backlight is controlled by the external host processor. In this application, the CABC block of the NT35532 also works and estimates a better gamma setting for improving the brightness of display image, the determined PWM duty information can be read from CMD2 Page3 Register 10h (RDPWM) of the NT35532. Because the backlight is controlled by host processor, user can clear the bit "BL" of the register 5300h for keeping the "LEDPWM" pins as ground level.



2014/07/04

32



5.3.1 Content Adaptive Backlight Control (CABC)

A Content Adaptive Brightness Control (CABC) function can be used to reduce the power consumption of the luminance source. Content adaptation means that content grey level scale can be increased while simultaneously decreasing brightness of the backlight to achieve same perceived brightness. The adjusted grey level scale and thus the power consumption reduction depend on the content of the image. The NVT CABC algorithm can adjust the brightness of each gray level without changing the original image contents.

The NVT CABC function provides three operation modes, and these modes can be selected by the CMD1 register 55h. See command "Write Content Adaptive Brightness Control (55h)" (CABC_COND[1:0]) for more information. These three modes are described as:

- Off Mode:

Content Adaptive Brightness Control functionality is completely turn-off. In this mode, the NT35532 will use the original Gamma 2.2 registers setting for display. And if the function of "forced PWM duty" is turn-off (i.e. "FORCE_CABC_PWM" is set as '0'), the PWM duty of the "LEDPWM" pin is 100%.

- UI [User interface] Image Mode (UI Mode):

This mode is applied to optimize for UI image. It is kept image quality as much as possible. Target power consumption reduction ratio: 10% or less. NT35532 provides flexible configuration for UI-Mode via setting the register to choose prefer quality and brightness.

Still Picture Mode (Still Mode):

This mode is used to gain a better display quality for still picture. Some image quality degradation would be acceptable. Target power consumption reduction ratio: more than 30%. The NT35532 will automatically determine a better gamma setting and PWM duty based on different image contents, so the reduction ratio of the power consumption of backlight is not a constant ratio, this ratio will vary between 10% ~ 40% with different image contents.

- Moving Image Mode (Moving Mode):

User can select this mode to keep the moving image quality and reduce the power consumption of backlight. It is focused on the biggest power reduction with image quality degradation. Target power consumption reduction ratio: more than 30%. For this mode, user can flexibly configure a specified gamma algorithm to keep prefer image quality, and the brightness of backlight is dynamically varying with different image contents.


If the "force PWM duty" function is enabled (i.e. "FORCE_CABC_PWM" is set as '1') in any CABC mode, the output PWM duty of "LEDPWM" pin is followed the setting of "FORCE_CABC_DUTY[7:0]".

Note: The CABC can be operated only in the normal display mode.




5.3.2 Display Backlight Dimming Control


A dimming function (how fast to change the brightness from old to new level and what are brightness levels during the change) is used when changing from one brightness level to another. This dimming function curve is the same in increment and decrement directions. The basic concept is described below.



Dimming function can be enabled and disabled by setting the register 5300h (the setting bit name is "DD"). If "DD" is set as '0', the dimming function will be disabled, otherwise dimming function will be enabled while "DD" = '1'. From the original brightness value to the target brightness value, the transferring time steps between these two brightness values are equal making the linearly transition. The rising dimming (increase dimming) and the falling dimming (decrease dimming) use the same registers for setting ("DIM_STEP_STILL[2:0] and DMST_C[3:0]", or "DIM_STEP_MOV[2:0] and DMST_C[3:0]"). Below figure illustrate the "Fixed-Time" dimming curves for CABC each mode.



Dimming Mechanism in CABC Off-Mode / UI-Mode and Still-Mode



Dimming Mechanism in CABC Moving-Mode


2014/07/04



5.3.3 Brightness Control Lines for Backlight

The NT35532 have a "LEDPWM" pin which can output a PWM signal to the external LED driver IC. There are several control

registers which are applied to control the "LEDPWM" status as illustrated in below.



Internal Display Backlight Control Combined With CABC and Manual brightness adjustment

The control bit "BL" is used to keep the LEDPWM in a fixed logic state, here are listed some application in below table:

-			
	BL	LEDPWPOL	Status of LEDPWM
	0		0 (Default)
n A S	0	1	
	1	0	Original polarity of PWM signal
	1		Inversed polarity of PWM signal

The setting bit "PWM_ENH_OE" is applied to improvement the driving ability of LEDPWM signal, here are listed two driving ability

PWM_ENH_OE	Status of LEDPWM
0	1X driving ability of LEDPWM
1	2X driving ability of LEDPWM

The setting bit "LEDPWM_HZ" is applied to choose Hi-Z or output enables for "LEDPWM" pins, default 0 (output enable).

LEDPWM pin output	LEDPWPOL=0 & LEDPWM_HZ=0	LEDPWPOL=1 & LEDPWM_HZ=0	LEDPWM_HZ=1
(BL=1 and BCTRL=1) CABC off 0x5500=0	VDDI (LEDPWM_duty=100%)	GND (LEDPWM_duty=0%)	outputs Hi-Z
(BL=1 and BCTRL=1) CABC on 0x5500=1,UI mode 0x5500=2,still mode 0x5500=3,moving mode	PWM waveform (active high)	PWM waveform (active low)	outputs Hi-Z

2014/07/04





CMB[7:0] (WRCABCMB[7:0]):

This register setting is used to limit the minimum PWM duty in order to prevent the backlight brightness too dark.

The registers PWMDIV[7:0] and PWM_DUTY_OFFSET[4:0] can change the frequency and duty compensation of the PWM signal. The PWM operation frequency " F_{OSC} " is "not" the real PWM frequency, the " F_{OSC} " is used to provide clock source for the internal PWM circuit. Two PWM operation frequencies can be chosen by setting register "PWMF", and the real PWM frequency can be quickly estimated by the bellow formula:

PWMF[1:0] (REG "07h" of CMD2 Page3)	PWM Operation Frequency (FOSC)	Real PWM Frequency of LEDPWM	
00h	22MHZ		
01h (Default)	44MHZ	$PWMF requency = \frac{FOSC}{(256 + Duty Count[7:0]) * PWMDIV[7:1]}$	
02h/03h	Reserved		

For Example:

If the "PWMDIV[7:0]" = 0Ch, "Duty_Count[7:0]" = 00h and PWMF[1:0] = 01h, then

44(MHz) 44(MHz) **PWMFrequency** 256*PWMDIV[7:0] 256*12

About the parameter of Duty_Count[7:0], please refer to the application notes. (CMD2 Page3, 46h)

In this condition, when PWM duty is estimated as "4" (Reading the register "RDDISBV[7:0]" = 03h), then the duty time of the PWM signal can be estimated as shown in below:

PWMDutyTim
$$e = \frac{4}{256} * \frac{1}{14.32(KHz)} = 1.09(u \text{ sec})$$

$$PWMNon - DutyTime = \frac{(256-4)}{256} * \frac{1}{14.32(KHz)} = 68.74(u \sec)$$



The same, when PWM frequency is 14.32 KHz, and PWM duty of LEDPWM is 256 (Reading the register "RDDISBV[7 : 0]" = FFh), then the duty time can be estimated as shown in below :

PWMDutyTime =
$$\frac{256}{256} * \frac{1}{14.32(KHz)} = 69.83(u \text{ sec})$$

2014/07/04






PWM_DUTY_OFFSET[4:0]:

Because the external LED driver needs some stable time to drive the LED backlight, this necessary stable time will reduce the effective PWM duty period, so the PWM_DUTY_OFFSET[4:0] is used to compensate effective PWM duty.

An example is shown in below. When PWM duty of LEDPWM signal is 60%, the backlight brightness should be 60% of original. But user may find that the backlight brightness is 57% of original. So user can set PWM_DUTY_OFFSET[4:0] and let the backlight brightness becomes 60% of original.





<u>NT35532</u>

5.4 MIPI Interface (Mobile Industry Processor Interface)

The Display Serial Interface standard defines protocols between a host processor and peripheral devices that adhere to MIPI Alliance standards for mobile device interfaces. The DSI standard builds on existing standards by adopting pixel formats and command set defined in MIPI Alliance standards.

DSI-compliant peripherals support either of two basic modes of operation: Command Mode and Video Mode. Which mode is used depends on the architecture and capabilities of the peripheral. The mode definitions reflect the primary intended use of DSI for display interconnect, but are not intended to restrict DSI from operating in other applications.

Typically, a peripheral is capable of Command Mode operation or Video Mode operation. Some Video Mode display modules also include a simplified from of Command Mode operation in which the display module may refresh its screen from a reduced-size, or partial, frame buffer, and the interface (DSI) to the host processor may be shut down to reduce power consumption.

Command Mode refers to operation in which transactions primarily take the form of sending commands and data to a peripheral, such as a display module, that incorporates a display controller. The display controller may include local registers and a frame buffer. Systems using Command Mode write to, and read from, the registers and frame buffer memory. The host processor indirectly controls activity at the peripheral by sending commands, parameters and data to the display controller. The host processor can also read display module status information. Command Mode operation requires a bidirectional interface.

Video Mode refers to operation in which transfers from the host processor to the peripheral take the form of a real-time pixel stream. In normal operation, the display module relies on the host processor to provide image data at sufficient bandwidth to avoid flicker or other visible artifacts in the displayed image. Video information should only be transmitted using High Speed Mode. Some Video Mode architectures may include a simple timing controller and partial frame buffer, used to maintain a partial-screen or lower-resolution image in standby or Low Power Mode. This permits the interface to be shut down to reduce power consumption. To reduce complexity and cost, systems that only operate in Video Mode may use a unidirectional data path.


Configuration:

	MCU (Master) Display Module (Slave)
Clock Lane	Unidirectional Lane ■ Clock Only ■ Escape Mode(ULPS Only)
Data Lane 0	Bi-directional Lane Forward High-Speed Bi-directional Escape Mode Bi-directional LPDT
Data Lane 1~3	Unidirectional ■ Forward High-Speed



<u>NT35532</u>


5.4.1 Display Module Pin Configuration for DSI



39











5.4.2 Display Serial Interface (DSI)

5.4.2.1 General Description

Communication sequences between the MCU and the display module are described on chapter "5.5.2.3.3 Communication Sequences". The communication can be separated 2 different levels between the MCU and the display module:

- Low level communication what is done on the interface level
- High level communication what is done on the packet level

5.4.2.2 Interface Level Communication

5.4.2.2.1 General

The display module uses data and clock lane differential pairs for DSI (DSI-1M). Both differential lane pairs can be driven Low Power (LP) or High Speed (HS) mode.

Low Power mode means that each line of the differential pair is used in single end mode and a differential receiver is disable (A termination resistor of the receiver is disable) and it can be driven into a low power mode

High Speed mode means that differential pairs (The termination resistor of the receiver is enable) are not used in the single end mode. There are used different modes and protocol in each mode when there is wanted to transfer information from the MCU to the display module and vice versa.

Lane Pair	Line DC Vo	Itage Levels	High Speed(HS)	Low-Power(LP)						
State Code	Dx+ - line	Dx line	Burst Mode	Control Mode	Escape Mode					
HS-0	Low (HS)	High (HS)	Differential-0	Note 1	Note 1					
HS-1	High (HS)	Low (HS)	Differential-1	Note 1	Note 1					
LP-00	Low (LP)	Low (LP)	Not Defined	Bridge	Space					
LP-01	Low (LP)	High (LP)	Not Defined	HS-Request	Mark-0					
LP-10	High (LP)	Low (LP)	Not Defined	LP-Request	Mark-1					
LP-11	High (LP)	High (LP)	Not Defined	Stop	Note 2					
	State Code HS-0 HS-1 LP-00 LP-01 LP-10	State CodeDx+ - lineHS-0Low (HS)HS-1High (HS)LP-00Low (LP)LP-01Low (LP)LP-10High (LP)	State Code Dx+ - line Dx- - line HS-0 Low (HS) High (HS) High (HS) HS-1 High (HS) Low (HS) Low (HS) LP-00 Low (LP) Low (LP) Low (LP) LP-01 Low (LP) High (LP) Low (LP) LP-10 High (LP) Low (LP) Low (LP)	State CodeDx+ - lineDx lineBurst ModeHS-0Low (HS)High (HS)Differential-0HS-1High (HS)Low (HS)Differential-1LP-00Low (LP)Low (LP)Not DefinedLP-01Low (LP)High (LP)Not DefinedLP-10High (LP)Low (LP)Not Defined	State CodeDx+ - lineDx lineBurst ModeControl ModeHS-0Low (HS)High (HS)Differential-0Note 1HS-1High (HS)Low (HS)Differential-1Note 1LP-00Low (LP)Low (LP)Not DefinedBridgeLP-01Low (LP)High (LP)Not DefinedHS-RequestLP-10High (LP)Low (LP)Not DefinedLP-Request					

The State Codes of the High Speed (HS) and Low Power (LP) lane pair are defined below.


Notes 1: Low-Power Receivers (LP-Rx) of the lane pair are checking the LP-00 state code, when the Lane Pair is in the High Speed (HS) mode. Notes 2: If Low-Power Receivers (LP-Rx) of the lane pair recognizes LP-11 state code, the lane pair returns to LP-11 of the Control mode.





5.4.2.2.2 DSI-CLOCK Lanes

DSI-CLK+/- lanes can be driven into three different power modes: Low Power Mode (LPM), Ultra Low Power Mode (ULPM) or High Speed Clock Mode (HSCM). Clock lanes are in a single end mode (LP = Low Power) when there is entering or leaving Low Power Mode (LPM) or Ultra Low Power Mode (ULPM). Clock lanes are in the single end mode (LP = Low Power) when there is entering in or leaving out High Speed Clock Mode (HSCM). These entering and leaving protocols are using clock lanes in the single end mode to generate an entering or leaving sequences. The principle flow chart of the different clock lanes power modes is illustrated below








5.4.2.2.2.1 Low Power Mode (LPM)

DSI-CLK+/- lanes can be driven to the Low Power Mode (LPM), when DSI-CLK lanes are entering LP-11 State Code, in three different ways:


- (1) After SW Reset, HW Reset or Power On Sequence =>LP-11
- (2) After DSI-CLK+/- lanes are leaving Ultra Low Power Mode (ULPM, LP-00 State Code) =>LP-10 =>LP-11 (LPM). This sequence is illustrated below.



From High Speed Clock Mode (HSCM) to LPM












5.4.2.2.2.2 Ultra Low Power Mode (ULPM)

DSI-CLK+/- lanes can be driven to the Ultra Low power Mode (ULPM), when DSI-CLK lanes are entering LP-00 State Code. The only entering possibility is from the Low Power Mode (LPM, LP-11 State Code) =>LP-10 =>LP-00 (ULPM). This sequence is illustrated below.




Mode Change from LPM to ULPM on the Flow Chart





5.4.2.2.2.3 High Speed Clock Mode (HSCM)

DSI-CLK+/- lanes can be driven to the High Speed Clock Mode (HSCM), when DSI-CLK lanes are starting to work between HS-0 and HS-1 State Codes. The only entering possibility is from the Low Power Mode (LPM, LP-11 State Code) =>LP-01 =>LP-00 =>HS-0 =>HS-0/1 (HSCM). This sequence is illustrated below.




Mode Change from LPM to HSCM on the Flow Chart

The high speed clock (DSI-CLK+/-) is started before high speed data is sent via DSI-D0+/- lanes. The high speed clock continues clocking after the high speed data sending has been stopped.





The burst of the high speed clock consists of $\$ $\odot Even number of transitions$ Start state is HS-0



If the last load bit Is HS-1, the transmitter changes from HS-1 to HS0.

DSFCLK+, DSFDn+ -----DSFCLK-, DSFDn-

High Speed Clock Burst





7

5.4.2.2.3 DSI-DATA Lanes

5.4.2.2.3.1 General

DSI-Dn+/- Data Lanes can be driven in different modes which are:

- Escape Mode (Only DSI_D0+/- data lanes is used)
- High-Speed Data Transmission (all data lanes are used)
- Bus Turnaround Request (Only DSI_D0+/- data lanes is used)

These modes and their entering codes are defined on the following table.

Entering and Leaving Sequences:

Mode	Entering Mode Sequence	Leaving Mode Sequence
Escape Mode	LP-11=>LP-10=>LP-00=>LP-01=>LP-00	LP-00=>LP-10=>LP-11(Mark-1)
High-Speed Data Transmission	LP-11=>LP-01=>LP-00=>HS-0	(HS-0 or HS-1) =>LP-11
Bus Turnaround Request	LP-11=>LP-10=>LP-00=>LP-10=>LP-00	High-Z





5.4.2.2.3.2 Escape Mode

Data lane0 (DSI-D0+/-) can be used in different Escape Modes when data lanes are in Low Power (LP) mode.

These Escape Modes are used to:


- Send "Low-Power Data Transmission" (LPDT) e.g. from the MCU to the display module
- Drive data lanes to "Ultra-Low Power State" (ULPS)
- Indicate "Remote Application Reset" (RAR), which is reset the display module
- Indicate "Tearing Effect" (TEE), which is used for a TE line event from the display module to the MCU
- Indicate "Acknowledge" (ACK), which is used for a non-error event from the display module to the MCU


The basic sequence of the Escape Mode is as follow

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00

• Escape Command (EC), which is coded, when one of the data lanes is changing from low-to-high-to-low then this changed data lane is presenting a value of the current data bit (DSI-D0+ = 1, DSI-D0- = 0) e.g. when DSI-D0- is changing from low-to-high-to-low, the receiver is latching a data bit, which value is logical 0. The receiver is using this low-to-high-to-low transition for its internal clock.

- A load if it is needed
- Exit Escape (Mark-1) LP-00 =>LP-10 =>LP
- End: LP-11





The number of the different Escape Commands (EC) is eight. These eight different escape commands (EC) can be divided 2 different groups: Mode or Trigger. The MCU is informing to the display module that it is controlling data lanes (DSI-D0+/-) with the mode e.g. The MCU can inform to the display module that it can put data lanes in the low power mode. The MCU is waiting from the display module event information, which has been set by the MCU, with the trigger e.g. when the display module reaches a new V-synch, the display module sent to the MCU a TE trigger (TEE), if the MCU has been requested it.



NT35532

Escape Commands

Escape Command	Command Type Mode/Trigger	Entry Command Pattern (First Bit => Last Bit Transmitted)	Dn	D0							
Low-Power Data Transmission	Mode	1110 0001 bin	-	*							
Ultra-Low Power Mode	Mode	0001 1110 bin	*	*							
Underfined-1, Note	Mode	1001 1111 bin	-	-							
Underfined-2, Note	Mode	1101 1110 bin	-	-							
Remote Application Reset	Trigger	0110 0010 bin	-	*							
Tearing Effect	Trigger	-	*								
Acknowledge	Trigger	0010 0001 bin	-	<u>م</u> +							
Unknow-5, Note	Trigger	1010 0000 bin		\ -							
Unknow-5, Note Trigger 1010 0000 bin Escape commands are defined Notes: This Escape command support has not been implemented on the display module. n=1: "★" = Supported; "-" = Not Supported											





Mark-1

DSF D0-

Low-Power Data Transmission (LPDT)

The MCU can send data to the display module in Low-Power Data Transmission (LPDT) mode when data lanes are entering in Escape Mode and Low-Power Data Transmission (LPDT) command has been sent to the display module. The display module is also using the same sequence when it is sending data to the MCU.


The Low Power Data Transmission (LPDT) is using a following sequence:


- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-00 =>LP-01 =>LP-00
- Low-Power Data Transmission (LPDT) command in Escape Mode: 1110 0001 (First to Last bit)
- Load (Data):
- One or more bytes (8 bit)

Data lanes are in pause mode when data lanes are stopped (Both lanes are low) between bytes

- Mark-1: LP-00 =>LP-10 =>LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:






Note : Load(Data) is presenting that the first bit is logical1 'in this example

Low-Power Data Transmission (LPDT)



<u>NT35532</u>






Ultra-Low Power State (ULPS)

The MCU can force data lanes in Ultra-Low Power State (ULPS) mode when data lanes are entering in Escape Mode

The Ultra-Low Power State (ULPS) is using a following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Ultra-Low Power State (ULPS) command in Escape Mode: 0001 1110 (First to Last bit)
- Ultra-Low Power State (ULPS) when the MCU is keeping data lanes low
- Mark-1: LP-00 =>LP-10 =>LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:



Ultra-Low Power State (ULPS)






Remote Application Reset (RAR)

The MCU can inform to the display module that it should be reset in Remote Application Reset (RAR) trigger when data lanes are entering in Escape Mode.

The Remote Application Reset (RAR) is using a following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Remote Application Reset (RAR) command in Escape Mode: 0110 0010 (First to Last bit)
- Mark-1: LP-00 =>LP-10 =>LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:



Remote Application Reset (RAR)






Tearing Effect (TEE)

The display module can inform to the MCU when a tearing effect event (New V-synch) has been happen on the display module by Tearing Effect (TEE).

The Tearing Effect (TEE) is using a following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Tearing Effect (TEE) trigger in Escape Mode: 0101 1101 (First to Last bit)
- Mark-1: LP-00 =>LP-10 =>LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:



Tearing Effect (TEE)






Acknowledge (ACK)

The display module can inform to the MCU when an error has not recognized on it by Acknowledge (ACK).

The Acknowledge (ACK) is using a following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Acknowledge (ACK) command in Escape Mode: 0010 0001 (First to Last bit)
- Mark-1: LP-00 =>LP-10 =>LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:



Acknowledge (ACK)





5.4.2.2.3.3 High Speed Data Transmission


Entering High-Speed Data Transmission (TSOT of HSDT)

The display module is entering High-Speed Data Transmission (HSDT) when Clock lanes DSI-CLK+/- have already been entered in the High-Speed Clock Mode (HSCM) by the MCU. See more information on chapter "High-Speed Clock Mode (HSCM)".

Data lanes of the display module are entering (TsoT) in the High-Speed Data Transmission (HSDT) as follows

- Start: LP-11
- HS-Request: LP-01
- HS-Settle: LP-00 => HS-0 (Rx: Lane Termination Enable)
- Rx Synchronization: 011101 (Tx (= MCU) Synchronization: 0001 1101)
- End: High-Speed Data Transmission (HSDT) Ready to receive High-Speed Data Load

This same entering High-Speed Data Transmission (TSOT of HSDT) sequence is illustrated below.



DSFCLK+, DSFDn+ ••••• DSFCLK-, DSFDn-

Entering High-Speed Data Transmission (TSOT of HSDT)



<u>NT35532</u>


Leaving High-Speed Data Transmission (TEOT of HSDT)

The display module is leaving the High-Speed Data Transmission (TEOT of HSDT) when Clock lanes DSI-CLK+/- are in the High-Speed Clock Mode (HSCM) by the MCU and this HSCM is kept until data lanes are in LP-11 mode. See more information on chapter "High-Speed Clock Mode (HSCM)".

Data lanes of the display module are leaving from the High-Speed Data Transmission (TEOT of HSDT) as follows

- Start: High-Speed Data Transmission (HSDT)
- Stops High-Speed Data Transmission
- MCU changes to HS-1, if the last load bit is HS-0
- MCU changes to HS-0, if the last load bit is HS-1
- End: LP-11 (Rx: Lane Termination Disable)

This same leaving High-Speed Data Transmission (TEOT of HSDT) sequence is illustrated below.



Note:

If the last load bit Is HS0, the transmitter changes from HS-0 to HS-1. If the last load bit Is HS1, the transmitter changes from HS-1 to HS-0.

DSFCLK+, DSFDn+==== DSFCLK-, DSFDn-

Leaving High-Speed Data Transmission (TEOT of HSDT)






Burst of the High-Speed Data Transmission (HSDT)

The burst of the high-speed data transmission (HSDT) can consist of one data packet or several data packets. These data packets can be Long (LPa) or Short (SPa) packets. These packets are defined on chapter "Short Packet (SPa) and Long Packet (LPa) Structures".

These different burst of the High-Speed Data Transmission (HSDT) cases are illustrated for reference purposes below.



Abbreviations:

Abbreviation	Explanation
ЕоТ	End of the Transmission
LPa	Long Packet
LP-11	Low Power Mode, Data lanes are'1's (Stop Mode)
SPa	Short Packet
SoT	Start of the Transmission

2014/07/04





5.4.2.3 Packet Level Communication


5.4.2.3.1 Short Packet (SPa) and Long Packet (LPa) Structures

Short Packet (SPa) and Long Packet (LPa) are always used when data transmission is done in Low Power Data Transmission (LPDT) or High-Speed Data Transmission (HSDT) modes.

The lengths of the packets are

- Short Packet (SPa): 4 bytes
- Long Packet (LPa): From 6 to 65,541 bytes

The type (SPa or LPa) of the packet can be recognized from their package headers (PH).



Long Packet (Lpa) Structure

Note:

Short Packet (SPa) Structure and Long Packet (LPa) Structure are presenting a single packet sending (= Includes LP-11, SoT and EoT for each packet sendings).

The other possibility is that there is not needed SoT, EoT and LP-11 between packets if packets have sent in multiple packet format e.g.

- * LP-11 =>SoT =>SPa =>LPa =>SPa =>SPa =>EoT =>LP-11
- * LP-11 =>SoT =>SPa =>SPa =>SPa =>EoT =>LP-11
- * LP-11 =>SoT =>LPa =>LPa =>LPa =>EoT =>LP-11

2014/07/04






5.4.2.3.1.1 Bit Order of Byte on Packets


The bit order of the byte, what is used on packets, is that the Least Significant Bit (LSB) of the byte is sent in the first and the Most Significant

Bit (MSB) of the byte is sent in the last. This same order is illustrated for reference purposes below.



5.4.2.3.1.2 Byte Order of the Multiple Byte Information on Packets

Byte order of the multiple bytes information, what is used on packets, is that the Least Significant (LS) Byte of the information is sent in the first and the Most Significant (MS) Byte of the information is sent in the last e.g. Word Count (WC) consists of 2 bytes (16 bits) when the LS byte is sent in the first and the MS byte is sent in the last. This same order is illustrated for reference purposes below.








5.4.2.3.1.3 Packet Header (PH)

The packet header is always consisting of 4 bytes. The content of these 4 bytes are different if it is used to Short Packet (SPa) or Long Packet (LPa).


Short Packet (SPa):

- 1st byte: Data Identification (DI) => Identification that this is Short Packet (SPa)
- 2nd and 3rd bytes: Packet Data (PD), Data 0 and 1
- 4th byte: Error Correction Code (ECC)



- 1st byte: Data Identification (DI) => Identification that this is Long Packet (LPa)
- 2nd and 3rd bytes: Word Count (WC)
- 4th byte: Error Correction Code (ECC)

Packet Header (PH)



2014/07/04



Data Identification (DI)

Data Identification (DI) is a part of Packet Header (PH) and it consists of 2 parts:

- Virtual Channel (VC), 2 bits, DI[7...6]
- Data Type (DT), 6 bits, DI[5...0]

The Data Identification (DI) structure is illustrated on a table below.

Data Identification (DI) Structure

Data Identification (DI)													
Virtual Ch	Virtual Channel (VC) Data Type (DT)												
Bit 7	Bit 6	Bit 5	Bit 4	Bit 1	Bit 0	Λ.							
						15							

Data Identification (DI) is illustrated on Packet Header (PH) for reference purposes below









Virtual Channel (VC)

Virtual Channel (VC) is a part of Data Identification (DI[7...6]) structure and it is used to address where a packet is wanted to send from the MCU.

Bits of the Virtual Channel (VC) are illustrated for reference purposes below.










Data Type (DT)

Data Type (DT) is a part of Data Identification (DI[5...0]) structure and it is used to define a type of the used data on a packet.

Bits of the Data Type (DT) are illustrated for reference purposes below.



Data Type (DT) on the Packet Header (PH)

2014/07/04



<u>NT35532</u>

This Data Type (DT) also defines what the used packet is: Short Packet (SPa) or Long Packet (LPa). Data Types (DT) are different from the MCU to the display module (or other devices) and vice versa. This Data Type (DT) are defined on tables below.

Data Type, hex	Data Type, binary	Description	Packet Size	Note
01h	00 0001	Sync Event, V Sync Start	Short	
11h	01 0001	Sync Event, V Sync End	Short	
21h	10 0001	Sync Event, H Sync Start	Short	
31h	11 0001	Sync Event, H Sync End	Short	
08h	00 1000	End of Transmission (EoT) packet	Short 🔨	
02h	00 0010	Color mode (CM) Off Command	Short	
12h	01 0010	Color mode (CM) On Command	Short	1
03h	00 0011	Generic Short Write, no parameter	Short	
13h	01 0011	Generic Short Write, 1 parameter	Short	1,2
23h	10 0011	Generic Short Write, 2 parameter	Short	1,3
29h	10 1001	Generic Long Write	🔨 Long	1
04h	00 0100	Generic Read, no parameter	Short	
14h	01 0100	Generic Read, 1 parameter	Short	1,2
24h	10 0100	Generic Read, 2 parameter	Short	1,3
05h	00 0101	DCS WRITE, no parameters	Short	
15h	01 0101	DCS WRITE, 1 parameter	Short	
06h 👖	00 0110	DCS READ, no parameters	Short	
37h	11 0111	Set Maximum Return Packet Size	Short	
09h	00 1001	Null Packet, no data	Long	
19h	01 1001	Blanking Packet, no data	Long	
39h	11 1001	DCS Long Write/Write LUT Command Packet	Long	
0Eh	00 1110	Packed Pixel Stream, 16-bits RGB, 5-6-5 Format	Long	
1Eh	01 1110	Packed Pixel Stream, 18-bits RGB, 6-6-6 Format	Long	
2Eh	10 1110	Loosely Packed Pixel Stream,18-bits RGB, 6-6-6 Format	Long	
3Eh	11 1110	Packed Pixel Stream,24-bits RGB, 8-8-8 Format	Long	
x0h and xFh	xx 0000			
unspecified	xx 1111	DON'T USE (All unspecified codes are reserved)		

Data Type (DT) from MCU to the Display Module (or Other Devices)

Note: 1. The receiver process packets with data type (Generic Write/Read) the same way as data type (DCS Write / Read).

- 2. Generic Write/Read with 1 parameter: Payload Bytes = Command + 00h.
- 3. Generic Write/Read with 2 parameter: Payload Bytes = Command + Parameter.
- 4. The receiver will ignore packets with data type that neither listed in table above nor in MIPI DSI spec.

Data Tuna (DT)	. f	Diambar Madri	le (or Other Device	
	i trom the i	Display Modu	le (or Uther Device	s) to the Mill U
Dulu i jpo (Di		Diopidy modul		

					Fro	om the l	Display Module (or Other Devices) to the MCU		
Hex	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Description	Short / Long Packet	Abbreviation
02h	0	0	0	0	1	0	Acknowledge with Error Report	Short	AwER
08h	0	0	1	0	0	0	End of Transmission (EoT) packet	Short	EoT
1Ch	0	1	1	1	0	0	DCS Read Long Response	Long	DCSRR-L
21h	1	0	0	0	0	1	DCS Read Short Response, 1 byte returned	Short	DCSRR1-S
22h	1	0	0	0	1	0	DCS Read Short Response, 2 byte returned	Short	DCSRR2-S
1Ah	0	1	1	0	1	0	Generic Read Long Response	Long	GENRR-L
11h	0	1	0	0	0	1	Generic Read Short Response, 1 byte returned	Short	GENRR1-S
12h	2h 0 1 0 Generic Read Short Response, 2 byte return							Short	GENRR2-S

The receiver will ignore other Data Type (DT) if they are not defined on tables: "Data Type (DT) from the MCU to the Display Module (or Other

65

Devices)" or "Data Type (DT) from the Display Module (or Other Devices) to the MCU".

2014/07/04

With respect to the information represented in this document, NOVATEK makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, and non-infringement, nor assumes any legal liability or responsibility for the accuracy, completeness or usefulness of any such information.



<u>NT35532</u>

Availability of MIPI Data Type for Instruction Code (User Command Set)

MIPI Data Type	03h	13h	23h	29h	04h	14h	24h	05h	15h	39h	06h
	(GENWN-S)	(GENW1-S)	(GENW2-S)	(GENW-L)	(GENRN-S)	(GENR1-S)	(GENR2-S)	(DCSWN-S)	(DCSW1-S)	(DCSW-L)	(DCSRN-S)
Instruction Code											
00h (NOP)								Yes	Yes	Yes	
01h (SOFT_RESET)								Yes	Yes	Yes	
05h (RDNUMED)											Yes
0Ah (GET_POWER_MODE)										5	Yes
0Bh (GET_ADDRESS_MODE)											Yes
0Dh (GET_DISPLAY_MODE)									$\int $		Yes
0Eh (GET_SIGNAL_MODE)									1 1		Yes
0Fh (RDDSDR)						2115					Yes
10h (ENTER_SLEEP_MODE)							ショ	Yes	Yes	Yes	
11h (EXIT_SLEEP_MODE)			G			1 0	1	Yes	Yes	Yes	
20h (EXIT_INVERT_MODE)			7 ((<u> </u>	6	\mathbb{A}	Yes	Yes	Yes	
21h (ENTER_INVERT_MODE)		\geq V		ノ	•	\bigcirc	5	Yes	Yes	Yes	
26h (GMASET)	5		2		\gg				Yes	Yes	
28h (SET_DISPLAY_OFF)				\mathbb{C}	、心) N		Yes	Yes	Yes	
29h (SET_DISPLAY_ON)			$\sum_{i=1}^{n}$	N				Yes	Yes	Yes	
34h (SET_TEAR_OFF)	2			V				Yes	Yes	Yes	
35h (SET_TEAR_ON)	\mathbb{N}		_						Yes	Yes	Yes
36h (SET_ADDRESS_MODE)	N								Yes	Yes	Yes
3Bh (MIPICTRL)										Yes	Yes
44h/45h) (s. s.) (s. s.
(SET_TEAR_SCANLINE)										Yes	Yes
46h (RDSCL)											Yes
4Fh (ENTER_DSTB_MODE)									Yes	Yes	





MIPI Data Type	03h	13h	23h	29h	04h	14h	24h	05h	15h	39h	06h
	(GENWN-S)	(GENW1-S)	(GENW2-S)	(GENW-L)	(GENRN-S)		(GENR2-S)	(DCSWN-S)	(DCSW1-S)	(DCSW-L)	(DCSRN-S)
Instruction Code					Availabi	ility of MIPI Da	ата туре				
51h (WRIDSBV)									Yes	Yes	Yes
52h (RDDISBV)											Yes
53h (WRCTRLD)									Yes	Yes	
54h (RDCTRLD)										2	Yes
55h (WRCABC)									Yes	Yes	
56h (RDCABC)									$\left\{ \left(\right) \right\}$		Yes
5Eh (WRCABCMB)									Yes	Yes	
5Fh (RDCABCMB)											Yes
A1h (RDDDBS)					~ 11		ノ				Yes
A8h (RDDDBC)			6				5				Yes
AAh (RDFCS)			1 ((6	$\widehat{}$	1			Yes
AFh (RDCCS)				ノ	¢		In the second se	ッ			Yes
BAh(SET_MIPI_LANE)	\sum		>		\sim				Yes	Yes	Yes
D2h~D6h (RGB/MIPI Ctrl)				C	、ル				Yes	Yes	Yes
DAh (RDID1)			$\int \langle \rangle$								Yes
DBh (RDID2)	10		V	U							Yes
DCh (RDID3)											Yes
F3h(Multi-IF Function)	N.								Yes	Yes	Yes
F4h (NOVATEK ID)											Yes
F5h (IF-TEST)									Yes	Yes	Yes
F6h~F7h (EXT CLK)									Yes	Yes	Yes
F8h (I2C SLAVE ADDR.)									Yes	Yes	Yes
F9h (PIXEL EXTEN.)									Yes	Yes	Yes
FEh (RDCMDSTATUS)											Yes





Packet Data (PD) on the Short Packet (SPa)

Packet Data (PD) of the Short Packet (SPa) is defined after Data Type (DT) of the Data Identification (DI) has indicated that Short Packet (SPa) is wanted to send.

Packet Data (PD) of the Short Packet (SPa) consists of 2 data bytes: Data 0 and Data 1.


Packet Data (PD) sending order is that Data 0 is sent in the first and the Data 1 is sent in the last.

Bits of Data 1 are set to '0' if the information length is 1 byte.

Packet Data (PD) of the Short Packet (SPa), when the length of the information is 1 or 2 bytes are illustrated for reference purposes below, when Virtual Channel (VC) is 0.

Packet Data (PD) information:

- Data 0: 35hex (Display Command Set (DCS) with 1 Parameter => DI(Data Type (DT)) = 15hex)
- Data 1: 01hex (DCS's parameter)




Information





Packet Data (PD) Information:

- Data 0: 10hex (DCS without parameter => DI(Data Type (DT)) = 05hex)
- Data 1: 00hex (Null)







Word Count (WC) on the Long Packet (LPa)


Word Count (WC) of the Long Packet (LPa) is defined after Data Type (DT) of the Data Identification (DI) has indicated that Long Packet (LPa) is wanted to send.

Word Count (WC) indicates a number of the data bytes of the Packet Data (PD) what is wanted to send after Packet Header (PH) versus Packet Data (PD) of the Short Packet (SPa) is placed in the Packet Header (PH).

Word Count (WC) of the Long Packet (LPa) consists of 2 bytes.

These 2 bytes of the Word Count (WC) sending order is that the Least Significant (LS) Byte is sent in the first and the Most Significant (MS) Byte is sent in the last.

Word Count (WC) of the Long Packet (LPa) is illustrated for reference purposes below.



2014/07/04

With respect to the information represented in this document, NOVATEK makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, and non-infringement, nor assumes any legal liability or responsibility for the accuracy, completeness or usefulness of any such information.






Error Correction Code (ECC) is a part of Packet Header (PH) and its purpose is to identify an error or errors:

- Short Packet (SPa): Data Identification (DI) and Packet Data (PD) bytes (24 bits: D[23...0])
- Long Packet (LPa): Data Identification (DI) and Word Count (WC) bytes (24 bits: D[23...0])

D[23...0] is illustrated for reference purposes below.



Error Correction Code (ECC) can recognize one error or several errors and makes correction in one bit error case.

Bits (P[7...0]) of the Error Correction Code (ECC) are defined, where the symbol '^' is presenting XOR function (Pn is '1' if there is odd number of '1's and Pn is '0' if there is even number of '1's), as follows.

• P7 = 0

• P6 = 0

- P5 = D10^D11^D12^D13^D14^D15^D16^D17^D18^D19^D21^D22^D23
- P4 = D4^D5^D6^D7^D8^D9^D16^D17^D18^D19^D20^D22^D23
- P3 = D1^D2^D3^D7^D8^D9^D13^D14^D15^D19^D20^D21^D23
- P2 = D0^D2^D3^D5^D6^D9^D11^D12^D15^D18^D20^D21^D22
- P1 = D0^D1^D3^D4^D6^D8^D10^D12^D14^D17^D20^D21^D22^D23
- P0 = D0^D1^D2^D4^D5^D7^D10^D11^D13^D16^D20^D21^D22^D23

P7 and P6 are set to '0' because Error Correction Code (ECC) is based on 64 bits value ([D63...0]), but this implementation is based on 24 bits value (D[23...0]). Therefore, there is only needed 6 bits (P[5...0]) for Error Correction Code (ECC).

2014/07/04



NT355

	Packet Header (PH)															Hea	ade	r (F	PH)												_	
															· · · · · · · · · · · · · · · · · · ·																	
	DI Data 0 0x05 0x10													Data 1 ECC																		
			0x	:05							0x	10							0×	00							0x	2C				
1	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1	0	0	
D	D1	D2		D4	D5		D7			D10	D11		D13			D16				D20	D21	D22	D23	P0								
DO	D1		D3	D4		D6		D8		D10		D12		D14			D17			D20	D21	D22	D23		P1							
DO		D2	D3		D5	D6			D9		D11	D12			D15			D18		D20	D21	D22				P2						
	D1	D2	D3				D7	D8	D9				D13	D14	D15				D19	D20	D21		D23				P3					
				D4	D5	D6	D7	D8	D9							D16	D17	D18	D19	D20		D22	D23					P4				
										D10	D11	D12	D13	D14	D15	D16	D17	D18	D19		D21	D22	D23						P5			Γ
D	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15	D16	D17	D18	D19	D20	D21	D22	D23	P0	P1	P2	P3	P4	P5	P6	P7	
во	B1	B2	В3	B4	B5	B6	B7	В0	B1	B2	В3	B4	B5	В6	В7	В0	B1	B2	B3	B4	В5	B6	B7	В0	B1	B2	B3	B4	B5	B6	B7	
L S B							M S B	L S B			ſ	>	$\left(\left(\right) \right)$	1	M S B	L S B	Ŋ	5		10		1	M S B	L S B	$\tilde{\Sigma}$			1			M S B	
-						5	>				ĺ		<u> </u>		2	ne		((2	<u>)/</u>		<u>)</u>		0		-				ł

XOR Functionality on the Short Packet (SPa)

Packet Header (PH)																															
				2		M				ľ	2																				-
	DI 0x29								WC (Least Significant Byte) 0x01							WC (Most Significant Byte) 0x00							ECC 0x06								
1	0 0 1 0 1 0 0							1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0
D0	D1	D2		D4	D5		D7			D10	D11		D13			D16				D20	D21	D22	D23	P0							
D0	D1		D3	D4		D6		D8		D10		D12		D14			D17			D20	D21	D22	D23		P1						
D0		D2	D3		D5	D6			D9		D11	D12			D15			D18		D20	D21	D22				P2					
	D1	D2	D3				D7	D8	D9				D13	D14	D15				D19	D20	D21		D23				P3				
				D4	D5	D6	D7	D8	D9							D16	D17	D18	D19	D20		D22	D23					P4			
										D10	D11	D12	D13	D14	D15	D16	D17	D18	D19		D21	D22	D23						P5		
D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15	D16	D17	D18	D19	D20	D21	D22	D23	P0	P1	P2	P3	P4	P5	P6	P7
BO	В1	B2	в3	B4	B5	B6	B7	в0	B1	B2	B3	В4	B5	B6	B7	в0	B1	B2	В3	В4	B5	B6	В7	в0	B1	B2	В3	В4	B5	В6	B7
L S B							M S B	L M L M L S S S S S B B															M S B								
								·							-																-

Time


XOR Functionality on the Long Packet (LPa)

2014/07/04



The transmitter (The MCU or the Display Module) is sending data bits D[23...0] and Error Correction Code (ECC) P[7...0]. The receiver (The Display module or the MCU) is calculate an Internal Error Correction Code (IECC) and compares the received Error Correction Code (ECC) and the Internal Error Correction Code (IECC). This comparison is done when each power bit of ECC and IECC have been done XOR function. The result of this function is PO[7...0].

This functionality, where the transmitter is the MCU and the receiver is the display module, is illustrated for reference purposes below.



				5		\frown	<u>) </u>		
ECC P[70]	1	1	0	0	0	0	0	0	03h
ECC PI[70]	ł	1	0	0	0	0	0	0	03h
XOR(ECC,IECC) =>PO[7,0]	0	0	0	0	0	0	0	0	=00h => No Error
	L	リ						М	
	S							s	
U U	В							В	

Internal XOR Calculation between ECC and IECC Values – No Error

ECC P[70]	1	1	0	0	0	0	0	0	03h
IECC PI[70]	1	1	1	1	0	0	0	0	0Fh
XOR(ECC,IECC) =>PO[70]	0	0	1	1	0	0	0	0	=0Ch => Error
	L							М	
	s							S	
	В							В	

Internal XOR Calculation between ECC and IECC Values - Error

The received Error Correction Code (ECC) can be 00h when the Error Correction Code (ECC) functionality is not used for data values D[23...0] on the transmitter side.



The number of the errors (one or more) can be defined when the value of the PO[7...0] is compared to values on the following table.

35

One Bit Error Value of the Error Correction Code (ECC)

Data Bit	PO7	PO6	PO5	PO4	PO3	PO2	PO1	PO0	Hex	
D[0]	0	0	0	0	0	1	1	1	07h	
D[1]	0	0	0	0	1	0	1	1	0Bh	
D[2]	0	0	0	0	1	1	0	1	0Dh	
D[3]	0	0	0	0	1	1	1	0	0Eh	
D[4]	0	0	0	1	0	0	1	1	13h	
D[5]	0	0	0	1	0	1	0	1	15h	
D[6]	0	0	0	1	0	1	1	0	16h	~
D[7]	0	0	0	1	1	0	0	1	19h	
D[8]	0	0	0	1	1	0	1	0	1Ah	
D[9]	0	0	0	1	1	1	0	0	1Ch	
D[10]	0	0	1	0	0	0	1	1	23h	
D[11]	0	0	1	0	0	1	0	1	25h	
D[12]	0	0	1	0	0	1	1	0	26h	
D[13]	0	0	1	0	1	0	0	1	겨 29h	
D[14]	0	0	1	0	1	0	1	0	2Ah	
D[15]	0	0	1	0	1	1	0	0	2Ch	
D[16]	0	0	1	1	0	0	0	1	31h	
D[17]	0	0	1	1	0	0	1	0	32h	
D[18]	0	0	1	1	0	1	0	0	34h	
D[19]	0	0	1	1	1	0	0	0	38h	
D[20]	0	0	0	1	1	1	1	1	1Fh	
D[21]	0	0	1	0	1	1	1	1	2Fh	
D[22]	0	0	1	1	0	1	1	1	37h	
D[23]	0	0	1	1	1	0	1	1	3Bh	
		/								-

One error is detected if the value of the PO[7...0] is on : One Bit Error Value of the Error Correction Code (ECC) and the receiver can correct this one bit error because this found value also defines what is a location of the corrupt bit e.g.

• PO[7...0] = 0Eh

• The bit of the data (D[23...0]), what is not correct, is D[3]

More than one error is detected if the value of the PO[7...0] is not on: One Bit Error Value of the Error Correction Code (ECC) e.g. PO[7...0] = 0Ch.






5.4.2.3.1.4 Packet Data (PD) on the Long Packet (LPa)

Packet Data (PD) of the Long Packet (LPa) is defined after Packet Header (PH) of the Long Packet (LPa). The number of the data bytes is defined on chapter "Word Count (WC) on the Long Packet (LPa)".

5.4.2.3.1.5 Packet Footer (PF) on the Long Packet (LPa)

Packet Footer (PF) of the Long Packet (LPa) is defined after the Packet Data (PD) of the Long Packet (LPa). The Packet Footer (PF) is a checksum value what is calculated from the Packet Data of the Long Packet (LPa).

The checksum is using a 16-bits Cyclic Redundancy Check (CRC) value which is generated with a polynomial X16+X12+X5+X0 as it is illustrated below.




Step	In	XOR(In, C0)	C15	C14	C13	C12	C11	XOR(XOR(In, C0), C11(Step - 1))	C10	C9	C8	C7	C6	C5	C4	XOR(XOR(In, C0), C4(Step - 1))	C3	C2	C1	C0	C0
0	x	x	1	1	1	1	1	x	1	1	1	1	1	1	1	x	1	1	1	1	x
1	1 (LSB)	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
2	0	1	1	0	1	1	1	0	0	1	1	1	1	1	1	0	0	1	1	1	1
3	0	1	1	1	0	1	1	0	0	0	1	1	1	1	1	0	0	0	1	1	1
4	0	1	1	1	1	0	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1
5	0	1	1	1	1	1	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0
6	0	0	0	1	1	1	1	0	0	0	0	0	0	1	1	1	1	0	0	0	0
7	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	1	1	1	0	0	0
8	0 (MSB)	0	0	0	0	1	1	1	1	1	0	0	0	0	0	1	1	1	1	0	0
	1 Byte	CRC Result	0	0	0	1	1		1	1	0	0	0	0	0		1	1	1	0	
			MSB																	LSB	



A value of the Packet Footer (PF) is 1E0Eh in this example. This example (Command 01h has been sent) is illustrated below.

NOVATEK



The receiver is calculated own checksum value from received Packet Data (PD). The receiver compares own checksum and the Packet Footer (PF) what the transmitter has sent.

The received Packet Data (PD) and Packet Footer (PF) are correct if the own checksum of the receiver and Packet Footer (PF) are equal and vice versa the received Packet Data (PD) and Packet Footer (PF) are not correct if the own checksum of the receiver and Packet Footer (PF) are not equal.






5.4.2.3.2 Packet Transmission

5.4.2.3.2.1 Packet from the MCU to the Display Module

Display Command Set (DCS)

Display Command Set (DCS), which is defined on chapter "Instruction Description", is used from the MCU to the display module. This Display Command Set (DCS) is always defined on the Data 0 of the Packet Data (PD), which is included in Short Packet (SPa) and Long packet (LPa) as these are illustrated below.



Display Command Set (DCS) on Short Packet (SPa) and Long Packet (LPa)





-

Generic Write, no Parameter (GENW0-S), Data Type = 00 0011 (03h)

This data type is useless in normal application.

Generic Write, 1 Parameter (GENW1-S), Data Type = 01 0011 (13h)

"Generic Write, 1 Parameter" (GENW1-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 01 0011b), from the MCU to the display module. The content of 2 payload bytes is "command" and 00h. "Generic Write, 1 Parameter" (GENW1-S) is used for Manufacture Command Set (CMD2, means panel function registers) writing only. Since all CMD2 registers are 1 "address" byte with 1 "parameter" byte. Therefore, this data type is useless in normal application.

Pack	et (S	Pa)	is d	efin	ed e	e.g.																				2	١	R			
a Iden	tific	atio	n (C	DI)																			2	7	5			\ľ			2
/irtual	Cha	nne	I (V C	C, D	I[7	.6]):	00b														5					V		00			
Data T	ype (DT,	DI[50	D]): (01 00)11b												11		\mathcal{N}	5			V						
ket Da Data 0 Data 1 Data 1	: "PC : Alw	owe ays ion	ER_(00H	nex de (l	ECC		L) > /	rol 1						er (I) 3 0 0							3			
			C	DI						Da	ta 0	(CM	D2)				C	Data 1		wavs	s Ox	00)					E	CC			
			0x	13								(10	,							00		,						x39			
1	1	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1	1	0	0
в0	B1	B2	В3	В4	В5	В6	В7	в0	B1	В2	вз	в4	В5	В6	в7	в0	B1	1 B2	вз	В4	B5	В6	в7	в0	B1	В2	вз	в4	В5	В6	B7
L S B						I	M S B	L S B							M S B	L S B				<u> </u>			M S B	L S B							M S B
-															Ti	me															-
	(/rit 1-S						er																			



Generic Write, 2 Parameter (GENW2-S), Data Type = 10 0011 (23h)

"Generic Write, 2 Parameter" (GENW2-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 10 0011b), from the MCU to the display module. The content of 2 payload bytes are "command" and "parameter". "Generic Write, 2 Parameter" (GENW2-S) is used for Manufacture Command Set (CMD2, means panel function registers) writing only.

Notes: One Sub pixel has been written.

Short Packet (SPa) is defined e.g.

• Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b

Data Type (DT, DI[5...0]): 10 0011b

• Packet Data (PD)

Data 0: "3-GAMMA-R CTRL15 (3Ah)", the Red Gamma Control in page 0 of CMD2

Data 1: 01hex, the parameter of the CMD2

Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.

		Ĵ)	Î I	۲ ۲	<u> </u>))	T)\		シ		Héa et l		er (F :a	<u>PH)</u>				-								-
				DI						Da	ta 0	(CMI	D 2)					Data	1 (P	aran	nete	r)					EC	c			
			0	k23					-		0x	3A							0x	:01							0x	1E			
1	1	0	0	0	1	0	0	0	1	0	1	1	1	0	0	1	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0
в	B	I B2	2 ВЗ	В4	B5	В6	В7	в0	B1	B2	B3	В4	В5	B6	B7	в0	B1	B2	В3	В4	B5	B6	B7	в0	В1	B2	B3	В4	В5	B6	B7
L S B							M S B	L S B							M S B	L S B					<u> </u>		M S B	L S B							M S B
															Ti	me															_,

Generic Write, 2 Parameter (GENW2-S) - Example



Generic Write Long (GENW-L), Data Type = 10 1001 (29h)

"Generic Write Long" (GENW-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 10 1001b), from the MCU to the display module. The content of payload bytes are "command" with multiple "parameter". "Generic Write Long" (GENW-L) is used for Manufacture Command Set (CMD2, means panel function registers) writing only.

Long Packet (LPa), when a command (No Parameter) was sent, is defined e.g.

• Data Identification (DI)


Virtual Channel (VC, DI[7...6]): 00b Data Type (DT, DI[5...0]): 10 1001b


• Word Count (WC)

Word Count (WC): 0001h

- Error Correction Code (ECC)
- Packet Data (PD): Data 0: "Sleep In (10h)", Display Command Set (DCS
- Packet Footer (PF)

This is defined on the Long Packet (LPa) as follows.





Generic Write Long (GENW-L) with CMD2 Only - Example





Long Packet (LPa), when a Write (1 parameter) was sent, is defined e.g.

• Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b

Data Type (DT, DI[5...0]): 10 1001b

• Word Count (WC)


Word Count (WC): 0002h

- Error Correction Code (ECC)
- Packet Data (PD):

Data 0: "3-GAMMA-R CTRL15 (3Ah)", the Red Gamma Control in page 0 of CMD2

Data 1: 01hex, Parameter of the CMD2

• Packet Footer (PF)







Generic Read, No Parameter (GENR0-S) , Data Type = 00 0100 (04h);

This data type is useless in normal application.

Generic Read, 1 Parameter (GENR1-S), Data Type = 01 0100 (14h); Generic Read, 2 Parameter (GENR2-S), Data Type = 10 0100 (24h) "Generic Read, 1 Parameter / Generic Read, 2 Parameter" (GENR1-S / GENR2-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 01 0100b) and Data Type (DT, 10 0100b), from the MCU to the display module. Generic read data type is used for Manufacture Command Set (CMD2, means panel function registers) reading only.

The MCU has to define to the display module, what is the maximum size of the return packet. A command, what is used for this purpose, is "Set Maximum Return Packet Size" (SMRPS-S), which Data Type (DT) is 11 0111b and which is using Short Packet (SPa) before the MCU can send ""Generic Read, 1 Parameter"" to the display module. This same sequence is illustrated for reference purposes below.

Step 1:

• The MCU sends "Set Maximum Return Packet Size" (Short Packet (SPa)) (SMRPS-S) to the display module when it wants to return one

byte from the display module

Data Identification (DI)
 Virtual Channel (VC, DI[7..6]): 006

Maximum Return Packet Size (MRPS)

Data Type (DT, DI[5...0]): 11 0111b

Data 0: 01hex

Data 1: 00hex

• Error Correction Code (ECC)

													Ρ	ack	et	Hea	ade	er (F	PH)												
								-		Ma	xin	nun	n R	etu	rn	Pad	cke	t Si	ize	(MI	RP	S)									
			0	DI				MR	PS	(Lea	st S	igni	fica	nt By	rte)	MF	RPS	(Mo	st Si	gnif	icar	it By	te)				EC	cc			
			0х	37							0x	01							0x	00							0x	1D			
1	1	1	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1	0	0	0
в0	B1	B2	B3	В4	В5	В6	в7	в0	B1	В2	В3	B4	B5	В6	B7	в0	В1	В2	В3	В4	В5	В6	B7	в0	B1	B2	В3	В4	B5	B6	в7
L S B			32 B3 B4 B5 B6 B7 B0 B1 B2 B3 B4 B5 M L S S B <												M S B	L S B							M S B	L S B							M S B
															Ti	: me	_														-
								Ret S)																							





Step 2:

• The MCU wants to receive a value of the "Read ID1 (DAh)" from the display module when the MCU sends "Generic Read, 1 Parameter"

to the display module

• Data Identification (DI)


Virtual Channel (VC, DI[7...6]): 00b

Data Type (DT, DI[5...0]): 01 0100b

• Packet Data (PD)

Data 0: "Read ID1 (DAh)", Display Command Set (DCS) Data 1: Always 00hex

• Error Correction Code (ECC)



Step 3:

The display module can send 2 different information to the MCU after Bus Turnaround (BTA)

- 1. An acknowledge with Error Report (AwER), which is using a Short Packet (SPa), if there is an error to receive a command, See chapter "Acknowledge with Error Report (AwER)"
- 2. Information of the received command. Short Packet (SPa) or Long Packet (LPa)



DENIUN

Display Command Set (DCS) Write, No Parameter (DCSWN-S), Data Type = 00 0101 (05h)

"Display Command Set (DCS) Write, No Parameter" is always using a Short Packet (SPa), what is defined on Data Type (DT, 00 0101b), from the MCU to the display module. The content of payload bytes is "command" with "00h". "Display Command Set (DCS) Write, No Parameter" is used for User Command Set (CMD1) writing only.

Short Packet (SPa) is defined e.g.

• Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b

Data Type (DT, DI[5...0]): 00 0101b

• Packet Data (PD)

Data 0: "ENTER_SLEEP_MODE (10h)", Display Command Set (DCS)

Data 1: Always 00hex

• Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.

					1	N'			1					_ P a	ack	et	ЫŚ	ade	er (F	чн)												
	n	C	7						E				1	C) ack	et	Dat	ta (PD)													
R		///)]		V			à			1.0		10	2			D	1 4	(=				
				L)I						Da	ta u	(DC	:S)				Da	ita 1	(AIN	ways	s 0x()0)					EC	CC			
				0x	05							0x	10							0x	00							0 x	2C			
	1	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1	0	0
	В0	B1	B2	В3	В4	B5	В6	B7	в0	B1	B2	B3	В4	B5	B6	B7	в0	B1	В2	В3	B4	B5	B6	B7	в0	B1	B2	B3	В4	B5	B6	B7
	L		•		•		•	М	L							М	L					•		М	L							М
	S B							S B	S B							S B	S B							S B	S B							S B
		l								J								J								J						
																Ti	me	_														

Display Command Set (DCS) Write, No Parameter (DCSWN-S) - Example





Display Command Set (DCS) Write, 1 Parameter (DCSW1-S), Data Type = 01 0101 (15h)

"Display Command Set (DCS) Write, 1 Parameter" (DCSW1-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 01 0101b), from the MCU to the display module. The content of payload bytes are "command" with one "parameter". "Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)" is used for User Command Set (CMD1) writing only.

Short Packet (SPa) is defined e.g.

• Data Identification (DI)


Virtual Channel (VC, DI[7...6]): 00b Data Type (DT, DI[5...0]): 01 0101b

• Packet Data (PD)

Data 0: "SET_PIXEL_FORMAT (3Ah)", Display Command Set (DCS) Data 1: 01hex, Parameter of the DCS

• Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows



Display Command Set (DCS) Write, 1 Parameter (DCSW1-S) - Example



Display Command Set (DCS) Write Long (DCSW-L), Data Type = 11 1001 (39h)

"Display Command Set (DCS) Write Long" (DCSW-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 11 1001b), from the MCU to the display module. The content of payload bytes are "command" with multiple "parameter". "Display command Set (DCS) Write Long" (DCSW-L) is used for User Command Set (CMD1) writing only.

Long Packet (LPa), when a command (No Parameter) was sent, is defined e.g.

• Data Identification (DI)


Virtual Channel (VC, DI[7...6]): 00b Data Type (DT, DI[5...0]): 11 1001b


• Word Count (WC)

Word Count (WC): 0001h

- Error Correction Code (ECC)
- Packet Data (PD): Data 0: "EXTER_SLEEP_MODE (10h)", Display Command Set (DCS)
- Packet Footer (PF)

This is defined on the Long Packet (LPa) as follows.





Display Command Set (DCS) Write Long (DCSW-L) with DCS Only - Example





Long Packet (LPa), when a Write (1 parameter) was sent, is defined e.g.

• Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b

Data Type (DT, DI[5...0]): 11 1001b

• Word Count (WC)

Word Count (WC): 0002h


• Error Correction Code (ECC)

• Packet Data (PD):

Data 0: "SET_PIXEL_FORMAT (3Ah)", Display Command Set (DCS)

Data 1: 01hex, Parameter of the DCS

• Packet Footer (PF)



Display Command Set (DCS) Write Long with DCS and 1 Parameter - Example

2014/07/04

With respect to the information represented in this document, NOVATEK makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, and non-infringement, nor assumes any legal liability or responsibility for the accuracy, completeness or usefulness of any such information.



Long Packet (LPa), when a Write (4 parameters) was sent, is defined e.g.

• Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b

Data Type (DT, DI[5...0]): 11 1001b

• Word Count (WC)

Word Count (WC): 0005h

• Error Correction Code (ECC)

• Packet Data (PD):

Data 0: "PARLINES (30h)", Display Command Set (DCS)

Data 1: 00hex, 1st Parameter of the DCS, Start Column SC[15...8]


Data 2: 00hex, 2nd Parameter of the DCS, Start Column SC[7...0]


Data 3: 01hex, 3rd Parameter of the DCS, End Column EC[15...8]


Data 4: 3Fhex, 4th Parameter of the DCS, End Column EC[7...0]

• Packet Footer (PF)

This is defined on the Long Packet (LPa) as follows.







Display Command Set (DCS) Write Long with DCS and 4 Parameters - Example



Display Command Set (DCS) Read, No Parameter (DCSRN-S), Data Type = 00 0110 (06h)

"Display Command Set (DCS) Read, No Parameter" (DCSRN-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 00 0110b), from the MCU to the display module. The content of payload bytes are "command" with "00h". Display Command Set (DCS) Read, No Parameter (DCSRN-S) is used for User Command Set (CMD1) reading only.

The MCU has to define to the display module, what is the maximum size of the return packet. A command, what is used for this purpose, is "Set Maximum Return Packet Size" (SMRPS-S), which Data Type (DT) is 11 0111b and which is using Short Packet (SPa) before the MCU can send "Display Command Set (DCS) Read, No Parameter" to the display module. This same sequence is illustrated for reference purposes below.

Step 1:

• The MCU sends "Set Maximum Return Packet Size" (Short Packet (SPa)) (SMRPS-S) to the display module when it wants to return one byte from the display module

• Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b Data Type (DT, DI[5...0]): 11 0111b

Maximum Return Packet Size (MRPS)

Data 0: 01hex Data 1: 00hex

• Error Correction Code (ECC

							7	7.					Ρ	ack	et	Hea	ade	er (F	PH)												
								•		Ma	xin	nun	n R	etu	rn	Pao :	cke	t Si	ize	(MI	RPS	5)									
			0	DI				MF	PS	(Lea	st S	igni	ficar	nt By	/te)	MF	RPS	(Mo	st Si	gnif	ican	it By	rte)				EC	CC			
			0x	37							0x	01							0x	00							0x	1D			
1	1	1	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1	0	0	0
в0	B1	B2	В3	В4	В5	B6	в7	в0	В1	В2	В3	В4	в5	В6	B7	в0	В1	В2	В3	В4	В5	В6	в7	в0	В1	В2	В3	В4	B5	В6	в7
L S B		1 B2 B3 B4 B5 B6 B7 B0 B1 B2 B3 B4 B5 M L S S B B B B													M S B	L S B							M S B	L S B							M S B
															Ti	: me	_							:							+
					mı /IR																										





Step 2:

• The MCU wants to receive a value of the "Read ID1 (DAh)" from the display module when the MCU sends "Display Command Set (DCS) Read, No Parameter" to the display module

Data Identification (DI)


Virtual Channel (VC, DI[7...6]): 00b

Data Type (DT, DI[5...0]): 00 0110b

• Packet Data (PD)

Data 0: "Read ID1 (DAh)", Display Command Set (DCS) Data 1: Always 00hex

• Error Correction Code (ECC)



Step 3:

The display module can send 2 different information to the MCU after Bus Turnaround (BTA)

- 1. An acknowledge with Error Report (AwER), which is using a Short Packet (SPa), if there is an error to receive a command, See chapter "Acknowledge with Error Report (AwER)"
- 2. Information of the received command. Short Packet (SPa) or Long Packet (LPa)

Null Packet, No Data (NP-L), Data Type = 00 1001 (09h)

"Null Packet, No Data" (NP-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 001001b), from the MCU to the display module. The purpose of this command is keeping data lanes in the high speed mode (HSDT), if it is needed. The display module is ignored Packet Data (PD) what the MCU is sending. Long Packet (LPa), when 5 random data bytes of the Packet Data (PD) were sent, is defined e.g.



Virtual Channel (VC, DI[7...6]): 00b

• Data Identification (DI)



Data Type (DT, DI[5...0]): 00 1001b • Word Count (WC) Word Count (WC): 0005hex • Error Correction Code (ECC) • Packet Data (PD): Data 0: 89hex (Random data) Data 1: 23hex (Random data) Data 2: 12hex (Random data) Data 3: A2hex (Random data) Data 4: E2hex (Random data) • Packet Footer (PF) This is defined on the Long Packet (LPa) as follows. acket Header (PH DI WC (Least Significant Byte) WC (Most Significant Byte) ECC 0 n 0 0 0 0 0 o 0 0 B B2 B1 B2 B **B**4 в в7 во **B**1 **B**2 B3 B B7 в2 B: в7 в **B**5 M S B M S B L S B L S B M S B L S B SE S Time Packet Data (PD) Data 0 (DCS) Data 1 (1st Parameter) Data 2 (2nd Parameter) Data 3 (3rd Parameter) 0 1 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 вз В4 **B**5 B6 в7 в0 B1 B2 **B**3 В7 B1 B2 вз в4 в6 В7 B1 B2 в3 B7 **B**2 **B**4 в5 во **B**5 в0 B4 **B**5 в ⊠ S B ⊠ S B ⊠ S B L S B L S B L S B M S B SB Time Packet Data (PD) Packet Footer (PF) CRC (Least Significant Byte) CRC (Most Significant Byte) Data 4 (4th Parameter) 0 0 0 1 1 0 во В1 B2 вз в4 В5 в7 во B1 B2 вз в4 в5 в6 в7 в0 B1 В2 вз В4 B5 B6 B7 **B**6 LSB M S B SB M S B SB SB Time

Null Packet, No Data (NP-L) - Example



Sync Event (H Start, H End, V Start, V End), Data Type = xx 0001 (x1h)

Sync Events are Short packets and, therefore, can time-accurately represent events like the start and end of sync pulses. As "start" and "end" are separate and distinct events, the length of sync pulses, as well as position relative to active pixel data, e.g. front and back porch display timing, may be accurately conveyed to the peripheral. The Sync Events are defined as follows:

- Data Type = 00 0001 (01h) V Sync Start
- Data Type = 01 0001 (11h) V Sync End
- Data Type = 10 0001 (21h) H Sync Start
- Data Type = 11 0001 (31h) H Sync End

In order to represent timing information as accurately as possible a V Sync Start event represents the start of the VSA and also implies an H Sync Start event for the first line of the VSA. Similarly, a V Sync End event implies an H Sync Start event for the last line of the VSA.

Sync events should occur in pairs, Sync Start and Sync End, if accurate 1054 pulse-length information needs to be conveyed. Alternatively, if only a single point (event) in time is required, a single sync event (normally, Sync Start) may be transmitted to the peripheral. Sync events may be concatenated with blanking packets to convey inter-line timing accurately and avoid the overhead of switching between LPS and HS for every event. Note there is a power penalty for keeping the data line in HS mode, however. Display modules that do not need traditional sync/blanking/pixel timing should transmit pixel data in a high-speed burst then put the bus in Low Power Mode, for reduced power consumption. The recommended burst size is a scan line of pixels, which may be temporarily stored in a line buffer on the display module.



EoT Packet, Data Type = 00 1000 (08h)

This new short packet is used for indicating the end of a HS transmission to the data link layer. As a result, detection of the end of HS transmission may be decoupled from physical layer characteristics. D-PHY defines an EoT sequence composed of a series of all 1's or 0's depending on the last bit of the last packet within a HS transmission. Due to potential errors, the EoT sequence could wrongly be interpreted as valid data types. Although EoT errors are not expected to happen frequently, the addition of this new packet will enhance overall system reliability.

Older devices compliant to earlier revisions of DSI specification do not support EoT packet generation or detection. All Hosts and Peripheral devices compliant to this revision of DSI specification, and going forward, shall incorporate capability of supporting EoT packet. They shall also provide means for enabling and disabling this capability – implementation specific – to ensure interoperability with older DSI devices not supporting EoT packet.

As mentioned earlier, the main objective of an EoT packet is to enhance overall robustness of the system during HS transmission mode. Therefore, DSI transmitters should not generate an EoT packet when transmitting in LP mode. The data link layer of DSI receivers shall detect and interpret arriving EoT packets regardless of transmission mode (HS or LP modes) in order to decouple itself from the PHY layer. Table below describes how DSI mandates EoT packet support for different transmission and reception modes.

EoT Support for Host and Peripheral

			Host ility enable)			DSI Per (EoT capabi		
	HS M	ode	LPI	Mode	HSI	Mode	LPN	lode
~	Receive	Transmit	Receive	Transmit	Receive	Transmit	Receive	Transmit
	Not Applicable	"Shall"	"Shall"	"Should not"	"Shall"	Not Applicable	"Shall"	"Should not"

Unlike other DSI packets, an EoT packet has a fixed format as follows:

- Data Type = DI [5:0] = 0b001000
- Virtual Channel = DI [7:6] = 0b00
- Payload Data [15:0] = 0x0F0F
- ECC [7:0] = 0x01

The virtual channel identifier associated with an EoT packet is fixed to 0, regardless of the number of different virtual channels present within the same transmission. For multi-Lane systems, the EoT packet bytes are distributed across multiple Lanes.





Color Mode On Command, and, Data Type = 01 0010 (12h)


Color Mode On is a Short packet command that switches a Video Mode display module to 8-colors mode for power saving.

Color Mode Off Command, Data Type = 00 0010 (02h)

Color Mode Off is a Short packet command that returns a Video Mode display module from 8-colors mode to normal display operation.

Blanking Packet (Long), Data Type = 01 1001 (19h)

A Blanking packet is used to convey blanking timing information in a Long packet. Normally, the packet represents a period between active scan lines of a Video Mode display, where traditional display timing is provided from the host processor to the display module. The blanking period may have Sync Event packets interspersed between blanking segments. Like all packets, the Blanking packet contents shall be an integer number of bytes. Blanking packets may contain arbitrary data as payload. The Blanking packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes, and a two-byte checksum.




16-bit per Pixel – RGB Color Format, Long packet



Packed Pixel Stream 16-bits Format is a Long packet used to transmit image data formatted as 16-bit pixels to a Video Mode display module. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte checksum. Pixel format is five bits red, six bits green, five bits blue, in that order. Note that the "Green" component is split across two bytes. Within a color component, the LSB is sent first, the MSB last.

With this format, pixel boundaries align with byte boundaries every two bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of two bytes.

Normally, the display module has no frame buffer of its own, so all image data shall be supplied by the host processor at a sufficiently high rate to avoid flicker or other visible artifacts.



18-bit per Pixel (Packed)– RGB Color Format, Long packet



Packed Pixel Stream 18-bits Format (Packed) is a Long packet. It is used to transmit RGB image data formatted as pixels to a Video Mode display module that displays 18-bits pixels The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. Pixel format is red (6 bits), green (6 bits) and blue (6 bits), in that order. Within a color component, the LSB is sent first, the MSB last.


Note that pixel boundaries only align with byte boundaries every four pixels (nine bytes). Preferably, display modules employing this format have a horizontal extent (width in pixels) evenly divisible by four, so no partial bytes remain at the end of the display line data. If the active (displayed) horizontal width is not a multiple of four pixels, the transmitter shall send additional fill pixels at the end of the display line to make the transmitted width a multiple of four pixels. The receiving peripheral shall not display the fill pixels when refreshing the display device. For example, if a display device has an active display width of 399 pixels, the transmitter should send 400 pixels in one or more packets. The receiver should display the first 399 pixels and discard the last pixel of the transmission.

With this format, the total line width (displayed plus non-displayed pixels) should be a multiple of four pixels (nine bytes).

JOVATEK



Pixel Stream, 18-bits Format in Three Bytes, Long packet, Data Type = 101110 (2Eh)



18-bit per Pixel (Loosely Packed)- RGB Color Format, Long packet


In the 18-bits Pixel Loosely Packed format, each R, G, or B color component is six bits but is shifted to the upper bits of the byte, such that the valid pixel bits occupy bits [7:2] of each byte. Bits [1:0] of each payload byte representing active pixels are ignored. As a result, each pixel requires three bytes as it is transmitted across the Link. This requires more bandwidth than the "packed" format, but requires less shifting and multiplexing logic in the packing and unpacking functions on each end of the Link.

This format is used to transmit RGB image data formatted as pixels to a Video Mode display module that displays 18-bits pixels. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. The pixel format is red (6 bits), green (6 bits) and blue (6 bits) in that order. Within a color component, the LSB is sent first, the MSB last.

With this format, pixel boundaries align with byte boundaries every three bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of three bytes.



Packed Pixel Stream, 24-bits Format, Long packet, Data Type = 11 1110 (3Eh)



24-bit per Pixel – RGB Color Format, Long packet

Packed Pixel Stream 24-bits Format is a Long packet. It is used to transmit image data formatted as 24-bits pixels to a Video Mode display module. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. The pixel format is red (8 bits), green (8 bits) and blue (8 bits), in that order. Each color component occupies one byte in the pixel stream; no components are split across byte boundaries. Within a color component, the LSB is sent first, the MSB last.

With this format, pixel boundaries align with byte boundaries every three bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of three bytes.





5.4.2.3.2.2 Packet from the Display Module to the MCU

Used Packet Types

The display module is always using Short Packet (Spa) or Long Packet (Lpa), when it is returning information to the MCU after the MCU has requested information from the Display Module. This information can be a response of the Display Command Set (DCS) (See chapter "Display Command Set (DCS) Read, No Parameter" (DCSRN-S)) or an Acknowledge with Error Report (See chapter: "Acknowledge with Error Report (AwER)" (AwER)).

The used packet type is defined on Data Type (DT). See chapter "Data Type (DT)".

A number of the return bytes are more than the maximum size of the Packet Data (PD) on Long Packet (Lpa) or Short Packet (Spa) when the display module is sending return bytes in several packets until all return bytes have been sent from the display module to the MCU.

It is also possible that the display module is sending return bytes in several packets even if the maximum size of the Packet Data (PD) could be sent on a packet.

Return Bytes

LPa

LP-11

LP-11

Both cases are illustrated for reference purposes below


Return Bytes on Single Packet


Return Bytes

SPa

LP-11

LP-11





Return Bytes on Several Packets - Only for Reference Purposes



Data Types for Display Module-Sourced Packets

Data Type, (HEX)	Data Type, (BINARY)	Symbol	Description	Packet Size
02h	00 0010	AwER	Acknowledge & Error Report	Short
08h	00 1000	EoT	End of Transmission (EoT) Packet	Short
1Ch	01 1100	DCSRR-L	DCS Long Read Response	Long
21h	10 0001	DCSRR1-S	DCS Short Read Response, 1 Byte returned	Short
22h	10 0010	DCSRR2-S	DCS Short Read Response, 2 Byte returned	Short
1Ah	01 1010	GENRR-L	Generic Long Read Response	Long
11h	01 0001	GENRR1-S	Generic Short Read Response, 1 Byte returned	Short
12h	01 0010	GENRR2-S	Generic Short Read Response, 2 Byte returned	Short

Acknowledge with Error Report (AwER), Data Type = 00 0010(02h)

"Acknowledge with Error Report" (AwER) is always using a Short Packet (SPa), what is defined on Data Type (DT, 00 0010b), from the display module to the MCU.

The Packet Data (PD) can include bits, which are defining the current error, when a corresponding bit is set to 1', as they are defined on the following table.

Acknowledge with Error Report (AwER) for Long Packet (LPa) Response

Bit	Description
0	SoT Error
1	SoT Sync Error
2	EoT Sync Error
3	Escape Mode Entry Command Error
4	Low-Power Transmit Sync Error
5	Any Protocol Timer Time-Out
6	False Control Error
7	Contention is Detected on the Display Module
8	ECC Error, single-bit (detected and corrected)
9	ECC Error, multi-bit (detected, not corrected)
10	Checksum Error (Long packet only)
11	DSI Data Type (DT) Not Recognized
12	DSI Virtual Channel (VC) ID Invalid
13	Reserved
14	Reserved, Set to '0' internally
15	DSI Protocol Violation
	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14





These errors are only included on the last packet, which has been received from the MCU to the display module before Bus Turnaround (BTA).

The display module ignores the received packet which includes error or errors.

Acknowledge with Error Report (AwER) of the Short Packet (SPa) is defined e.g.

• Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b


Data Type (DT, DI[5...0]): 00 0010b

Packet Data (PD)

Bit 8: ECC Error, single-bit (detected and corrected) AwER: 0100h

• Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.




Acknowledge with Error Report (AwER) - Example



<u>NT35532</u>

It is possible that the display module has received several packets, which have included errors, from the MCU before the MCU is doing Bus


Turnaround (BTA). Some examples are illustrated for reference purposes below.



Therefore, there is needed a method to check if there has been errors on the previous packets. These errors of the previous packets can check "Read Display Signal Mode (0Eh)" and "Read Number of the Errors on DSI (05h)" commands.

The bit D0 of the "Read Display Signal Mode (0Eh)" command has been set to '1' if a received packet includes an error. The numbers of the packets, which are including an ECC (multi and single) or CRC error, are calculated on the RDNUMED register, which can read "Read Number of the Errors on DSI (05h)" command. This command also sets the RDNUMED register to 00h as well as set the bit D0 of the "Read Display Signal Mode (0Eh)" command to '0' after the MCU has read the RDNUMED register from the display module.

The functionality of the RDNUMED register is illustrated for reference purposes below.



Note1: This information can be interface or packet level communication but it is always from the MCU to the display module in this case.

Note2: CRC or ECC (multi and single) error

2014/07/04

With respect to the information represented in this document, NOVATEK makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, and non-infringement, nor assumes any legal liability or responsibility for the accuracy, completeness or usefulness of any such information.



DCS Read Long Response (DCSRR-L), Data Type = 01 1100(1Ch)

"DCS Read Long Response" (DCSRR-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 01 1100b), from the display module to the MCU. "DCS Read Long Response" (DCSRR-L) is used when the display module wants to response a DCS Read command, which the MCU has sent to the display module.

Long Packet (LPa), which includes 5 data bytes of the Packet Data (PD), is defined e.g.

• Data Identification (DI) Virtual Channel (VC, DI[7...6]): 00b Data Type (DT, DI[5...0]): 01 1100b • Word Count (WC) Word Count (WC): 0005hex J U "" • Error Correction Code (ECC) • Packet Data (PD): Data 0: 89hex Data 1: 23hex Data 2: 12hex Data 3: A2hex Data 4: E2hex Packet Footer (PF) This is defined on the Long Packet (LP) as follows: Packet Header (PH) ECC ost Significant в в7 в7 L S B N S B SB LSB N S B SB SB SB ime Packet Data (PD) Data 0 (DC 0 во **B1** R' B7 в7 во B1 **B**2 **B**2 В7 BO B1 82 R2 **B**7 **B**2 B1 R5 SB M S B SB SB SB SB SB SB Time Packet Footer (PF) Packet Data (PD) CRC (Least Significant Byte) CRC (Most Significant Byte) 1 0 0 -1 1 B7 в7 LSB SB S B SB S SB Time **DCS Read Long Response** (DCSRR-L) - Example





DCS Read Short Response, 1 Byte Returned (DCSRR1-S), Data Type = 10 0001(21h)

"DCS Read Short Response, 1 Byte Returned" (DCSRR1-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 10 0001b), from the display module to the MCU. "DCS Read Short Response, 1 Byte Returned" (DCSRR1-S) is used when the display module wants to response a DCS Read command, which the MCU has sent to the display module.

Short Packet (SPa) is defined e.g.

• Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b Data Type (DT, DI[5...0]): 10 0001b


• Packet Data (PD)

Data 0: 45hex

Data 1: 00hex (Always)

• Error Correction Code (ECC)

This is defined on the Short Packet (SP) as follows.



DCS Read Short Response, 1 Byte Returned (DCSRR1-S) - Example





DCS Read Short Response, 2 Bytes Returned (DCSRR2-S), Data Type = 10 0010(22h)

"DCS Read Short Response, 2 Bytes Returned" (DCSRR2-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 10 0010b), from the display module to the MCU. "DCS Read Short Response, 2 Bytes Returned" (DCSRR2-S) is used when the display module wants to response a DCS Read command, which the MCU has sent to the display module.

Short Packet (SPa) is defined e.g.

• Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b Data Type (DT, DI[5...0]): 10 0010b


• Packet Data (PD)

Data 0: 45hex

Data 1: 32hex

• Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.



DCS Read Short Response, 2 Bytes Returned (DCSRR2-S) - Example



IT35532

Generic Read Long Response (GENRR-L), Data Type = 01 1010(1Ah)

"Generic Read Long Response" (GENRR-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 01 1010b), from the display module to the MCU. "Generic Read Long Response" (GENRR-L) is used when the display module wants to response a Generic Read command, which the MCU has sent to the display module. Long Packet (LPa), which includes 5 data bytes of the Packet Data (PD), is defined e.g.

• Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b

Data Type (DT, DI[5...0]): 01 1010b


• Word Count (WC)


Word Count (WC): 0005hex

- Error Correction Code (ECC)
- Packet Data (PD):
 - Data 0: 89hex
 - Data 1: 23hex
 - Data 2: 12hex
 - Data 3: A2hex
 - Data 4: E2hex


• Packet Footer (PF)







Time



(GENRR-L) - Example

2014/07/04

106



IT3553

Generic Read Short Response, 1 Byte Returned (GENRR1-S), Data Type = 01 0001(11h)

"Generic Read Short Response, 1 Byte Returned" (GENRR1-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 01 0001b), from the display module to the MCU. "Generic Read Short Response, 1 Byte Returned" (GENRR1-S) is used when the display module wants to response a Generic Read command, which the MCU has sent to the display module.

Short Packet (SPa) is defined e.g.

• Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b

Data Type (DT, DI[5...0]): 01 0001b


• Packet Data (PD)

Data 0: 45hex

Data 1: 00hex (Always)

• Error Correction Code (ECC)

This is defined on the Short Packet (SP) as follows.



Generic Read Short Response, 1 Byte Returned (GENRR1-S) - Example





Generic Read Short Response, 2 Bytes Returned (GENRR2-S), Data Type = 01 0010(12h)

"Generic Read Short Response, 2 Bytes Returned" (GENRR2-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 01 0010b), from the display module to the MCU. "Generic Read Short Response, 2 Bytes Returned" (GENRR2-S) is used when the display module wants to response a Generic Read command, which the MCU has sent to the display module.

Short Packet (SPa) is defined e.g.

• Data Identification (DI)

Virtual Channel (VC, DI[7...6]): 00b


Data Type (DT, DI[5...0]): 01 0010b

• Packet Data (PD)

Data 0: 45hex

Data 1: 32hex

• Error Correction Code (ECC)



Returned (GENRR2-S) - Example





Λ

5.4.2.3.3 Communication Sequence

5.4.2.3.3.1 General

The communication sequences can be done on interface or packet levels between the MCU and the display module. See chapters "Interface Level Communication" and "Packet Level Communication". This communication sequence description is for DSI data lanes and it has been assumed that the needed low level communication is done on DSI clock lanes (DSI-CLK+/-) automatically.

Functions of the interface level communication is described on the following table.

Interface Level Communication

Interface Mode	Abbreviation	Interface Action Description
Internace mode	Appreviation	Interface Action Description
	LP-11	Stop state
	LPDT	Low power data transmission
	ULPS	Ultra-Low power state
Low Power	RAR	Remote application reset
	TEE	Tearing effect event
	АСК	Acknowledge (No error)
PIGM	ВТА	Bus turnaround
High Speed	HSDT	High speed data transmission
	A SC	

Functions of the packet level communication are described on the following table.

Packet Level Communication

Packet Sender	Abbreviation	Packet Size	Packet Description
	DCSW1-S	SPa	DCS Write, 1 Parameter
	DCSWN-S	SPa	DCS Write, No Parameter
MCU	DCSW-L	LPa	DCS Write, Long
Meo	DCSRN-S	SPa	DCS Read, No Parameter
	SMRPS-S	SPa	Set maximum return packet size
	NP-L	LPa	Null packet, No data
	AwER	SPa	Acknowledge with error report
Display Module	DCSRR-L	LPa	DCS Read, Long Response
	DCSRR1-S	SPa	DCS Read, Short Response
	DCSRR2-S	SPa	DCS Read, Short Response





5.4.2.3.3.2 Sequences

DCS Write, 1 Parameter Sequence

A Short Packet (SPa) of "Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)" is defined on chapter "Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)" and example sequences, how this packet is used, is described on following tables.

DCS Write, 1 Parameter Sequence - Example 1

	M	CU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-		Start
2	DCSW1-S	LPDT	=>			
3	-	LP-11	=>			End
DCS Write, 1 I	Parameter Sequen	ice - Example 2				

DCS Write, 1 Parameter Sequence - Example 2

	M	CU			Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
	-	LP-11	Ð	<i>y</i> -	-	Start
2	DCSW1-S	HSDT	=>	-	-	
3	-	LP-11	=>	-	-	End
	ľ					





DCS Write, 1 Parameter Sequence - Example 3

	М	ICU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	DCSW1-S	HSDT	=>	-	-	
3	-	LP-11	=>	-	-	
4	-	BTA	<=>	BTA	-	Interface control change from the MCU to the display module
5	-	-	<=	LP-11		If no error => goto line 7 If error => goto line 12
6						
7	-	-	<= _	ACK		No error
8	-	-	<=	LP-11		
9	-	BTA		ВТА		Interface control change from the display module to the MCU
10	-	LP-11				End
11						
12				LPDT	AwER	Error report
13	- 6		<=	LP-11	-	
14	-	BTA	<=>	BTA	-	
15	-	LP-11	=>	-	-	End





DCS Write, No Parameter Sequence

A Short Packet (SPa) of "Display Command Set (DCS) Write, No Parameter (DCSWN-S)" is defined on chapter "Display Command Set (DCS) Write, No Parameter (DCSWN-S)" and example sequences, how this packet is used, is described on following tables.

DCS Write, No Parameter Sequence - Example 1

	M	CU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	DCSWN-S	LPDT	=>	-		
3	-	LP-11	=>			End
DCS Write, No	o Parameter Seque	ence - Example 2				

	M	MCU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11			-	Start
2	DCSWN-S	HSDT		-	-	
3	-	LP-11		-	-	End





	Μ	CU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	DCSWN-S	HSDT	=>	-	-	
3	-	LP-11	=>	-	-	
4	-	BTA	<=>	BTA	-	Interface control change from the MCU to the display module
5	-	-	<=	LP-11		If no error => goto line 7 If error => goto line 12
6						
7	-	-	<=	ACK		No error
8	-	-	<=	LP-11		
9	-	BTA		BTA		Interface control change from the display module to the MCU
10	-	LP-11	\$ ₽			End
11						
12				LPDT	AwER	Error report
13	- 0	<u> </u>	<	LP-11	-	
14	-	BTA	<=>	BTA	-	
15	-	LP-11	=>	-	-	End





DCS Write Long Sequence

A Long Packet (LPa) of "Display Command Set (DCS) Write Long (DCSW-L)" is defined on chapter "Display Command Set (DCS) Write Long (DCSW-L)" and example sequences, how this packet is used, is described on following tables.

DCS Write, Long Sequence - Example 1

	M	CU		Display	Module			
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment		
1	-	LP-11	=>	-	-	Start		
2	DCSW-L	LPDT	=>	-				
3	-	LP-11	=>	- ((End		
DCS Write, Lo	DCS Write, Long Sequence - Example 2							

DCS Write, Long Sequence - Example 2

	M	CU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11			-	Start
2	DCSW-L	HSDT			-	
3	-	LP-11	=>	-	-	End
0 -						





DCS Write, Long Sequence - Example 3

	М	CU	Information	Display I	Module	
Line	Packet	Interface	Direction	Interface	Packet	Comment
	Sender	Mode Control		Mode Control	Sender	
1	-	LP-11	=>	-	-	Start
2	DCSW-L	HSDT	=>	-	-	
3	-	LP-11	=>	-	-	
4	-	ВТА	<=>	ВТА	-	Interface control change from the MCU to the display module
5	-	-	<=	LP-11		If no error => goto line 7 If error => goto line 12
6						
7	-	-	<=	ACK		No error
8	-	-	~=	LR-11		
9	_	BTA		ВТА		Interface control change from the
3						display module to the MCU
10	-	LP-11	⇒	» . U		End
11						
12			×-	LPDT	AwER	Error report
13	- 0	<u> </u>	<	LP-11	-	
14	-	BTA	<=>	BTA	-	
15	-	LP-11	=>	-	-	End





DCS Write, Long Sequence - Example 4

	M	ICU		Display Module		
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	DCSW-L	HSDT	=>	-	-	Memory Write (2Ch)
3	DCSW-L	HSDT	=>	-	-	Memory Write Continue(3Ch)
4	DCSW-L	HSDT	=>	-	-	Memory Write Continue(3Ch)
5	DCSW1-S	HSDT	=>	-		Memory Write Continue(3Ch) with 1 parameter
6	-	LP-11	=>	-		End





DCS Read, No Parameter Sequence

A Short Packet (SPa) of "Display Command Set (DCS) Read, No Parameter (DCSRN-S)" is defined on chapter "Display Command Set (DCS) Read, No Parameter (DCSRN-S)" and example sequences, how this packet is used, is described on following tables.

	М	ICU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	SMRPS-S	HSDT	=>	-		Define how many data byte is wanted to read : 1 byte
3	DCSRN-S	HSDT	=>			wanted to get a response ID1 (DAh)
4	-	LP-11	=>			
5	-	ВТА		вта		Interface control change from the MCU to the display module
6	5			LR-11		If no error => goto line 8 If error => goto line 13
7						
8		-) U	LPDT	DCSRR1-S	Response 1 byte return
9	<u>ال</u> ،		*	LP-11	-	
10	-	ВТА	<=>	BTA	-	Interface control change from the display module to the MCU
11	-	LP-11	=>	-	-	End
12						
13	-	-	<=	LPDT	AwER	Error report
14	-	-	<=	LP-11	-	
15	-	BTA	<=>	BTA	-	
16	-	LP-11	=>	-	-	End





	М	ICU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	SMRPS-S	HSDT	=>	-	-	Define how many data byte is wanted to read : 200 byte
3	DCSRN-S	HSDT	=>	-	-	wanted to get a response "Memory Read" (2Eh)
4	-	LP-11	=>	-		
5	-	BTA	<=>	ВТА	F	Interface control change from the MCU to the display module
6	-	-	<	LP-11		f no error => goto line 8
7						
8	-			LPDT	DCSRR-L	Response 200 bytes return
9	n A S		<=	LP-11	9.	
10		BTA		BTA	-	Interface control change from the display module to the MCU
	-	LP-11	Ŷ	-	-	End
12						
13	-	-	<=	LPDT	AwER	Error report
14	-	-	<=	LP-11	-	
15	-	BTA	<=>	BTA	-	
16	-	LP-11	=>	-	-	End





	М	CU		Display I	Module	
Line	Packet	Interface	Information Direction	Interface	Packet	Comment
	Sender	Mode Control		Mode Control	Sender	
1	-	LP-11	=>	-	-	Start
2	SMRPS-S	HSDT	=>	-	-	Define how many data byte is
3	DCSRN-S	HSDT	=>			wanted to read : 200 byte wanted to get a response "Memory Read" (2Eh)
4	-	LP-11	=>	-		
5	-	ВТА	<=>	ВТА	FA	Interface control change from the MCU to the display module
6	-	-		LLP-11		If no error => goto line 8
7						
8				LPDT	DCSRR-L	Responsed 100 bytes return
9	n		<- (LPDT	DCSRR-L	Responsed 100 bytes return
10			18	LP-11	-	
M	-	ВТА	<=>	ВТА	-	Interface control change from the display module to the MCU
12	-	LP-11	=>	-	-	End
13						
14	-	-	<=	LPDT	AwER	Error report
15	-	-	<=	LP-11	-	
16	-	BTA	<=>	BTA	-	
17	-	LP-11	=>	-	-	End





	М	cu		Display I	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	SMRPS-S	HSDT	=>	-	-	Define how many data byte is wanted to read : 200 byte
3	DCSRN-S	HSDT	=>	-	-	wanted to get a response "Memory Read" (2Eh)
4	-	LP-11	=>	-		
5	-	ВТА	<=>	ВТА		Interface control change from the MCU to the display module
6	-	-	<	LLP-11		f no error => goto line 8 f error => goto line 14
7						
8	-			LPDT	DCSRR-L	Response 199 bytes return
9	n A		~ (LPDT	DCSRR1-L	Response 1 byte return
10			Ę.	LP-11	-	
MC	-	ВТА		вта	-	Interface control change from the display module to the MCU
12	-	LP-11	=>	-	-	End
13						
14	-	-	<=	LPDT	AwER	Error report
15	-	-	<=	LP-11	-	
16	-	BTA	<=>	BTA	-	
17	-	LP-11	=>	-	-	End





	м	CU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	SMRPS-S	HSDT	=>	-	-	Define how many data byte is wanted to read : 200 byte
3	DCSRN-S	HSDT	=>	-	-	wanted to get a response "Memory Read" (2Eh)
4	-	LP-11	=>	-	-	
5	-	BTA	<=>	ВТА	_	Interface control change from the MCU to the display module
6	-	-	<=	LP-11		If no error => goto line 8 If error => goto line 14
7						
8	-	-		LPDT	DCSRR-L	Response 198 bytes return
9	-			LPDT	DCSRR2-L	Response 2 bytes return
10			<= (LP-11		/
11	-	BTA		BTA)	Interface control change from the display module to the MCU
12	-	LP-11		-	-	End
13						
14	-		<=	LPDT	AwER	Error report
15	-	-	<=	LP-11	-	
16	-	BTA	<=>	BTA	-	
17	-	LP-11	=>	-	-	End





Null Packet, No Data Sequence

A Long Packet (LPa) of "Null Packet, No Data (NP-L)" is defined on chapter "Null Packet, No Data (NP-L)" and example sequences, how this packet is used, is described on following tables.

Null Packet, No Parameter Sequence - Example

	M	MCU		Display M	lodule					
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment				
1	-	LP-11	=>	-	-	Start				
2	NP-L	HSDT	=>	-	-	Only high speed data transmission is used.				
3	-	LP-11	=>	-	-	End				
	TEK CONFIDENT									

2014/07/04





5.4.2.3.3.3 Tearing Effect Bus Trigger Sequences

Tearing Effect Bus Trigger Enable Sequence – DCSW-L and HSDT

	M	CU		Display	Module	
Line	Packet	Interface	Information Direction	Interface	Packet	Comment
	Sender	Mode Control	Direction	Mode Control	Sender	
1	-	LP-11	=>	-	-	Start
2	DCSWL	HSDT	=>	-	-	Tearing Effect Bus Trigger Enable
3	EoTP	HSDT	=>	-	-	End of Transmission Packet
4	-	LP-11	=>	-	-	
5	-	BTA	<=>	BTA		Interface control change from the MCU to the display module
6	-	-	<=	LP-11		If No Error => Goto Line 8 If Error is Corrected by ECC => Goto Line 19
						If Error => Goto Line 30
7						No Error
8				ACK	$\bigcirc \bigcirc$	No Error
9	n M		<=	LP-11		
10	-	BTA		BTA	-	Interface Control Change from the display module to the MCU
	-	LP-11		-		
12		BTA	<=>	BTA	-	Interface Control Change from the MCU to the display module
13			<=	LP-11	-	
14			<=	TEE	-	TE (Escape Trigger) on the next V-Synch.
15			<=	LP-11	-	
16	-	BTA	<=>	BTA		Interface Control Change from the display module to the MCU
17		LP-11	=>	-	-	End
18						
19	-	-	<=	LPDT	AwER	Error Report (Error is Corrected by ECC)
20	-	-	<=	LP-11	-	
21	-	BTA	<=>	BTA	-	Interface Control Change from the display module to the MCU
22	-	LP-11	=>	-	-	
23		BTA	<=>	BTA	-	Interface Control Change from the MCU to the display module
2014/07/04				123		Version 4.0



NT35532

24	-		<=	LP-11	-	
25	-		<=	TEE	-	
26	-		<=	LP-11	-	
27	-	BTA	<=>	BTA	-	
28	-	LP-11	=>		-	End
29						
30	-	-	<=	LPDT	AwER	Error Report
31	-	-	<=	LP-11	-	6
32	-	BTA	<=>	BTA	-	Interface Control Change from the display module to the MCU
33	-	LP-11	=>	-		If the MCU is not forcing BTA => Goto Line 34 If the MCU is forcing BTA => Goto Line 36
34	-	LP-11	=>			End
35						
36	-	BTA		ВТА		Interface Control Change from the MCU to the display module
37	n M		<=	LR-11		Dead-Lock (No TE information) See Note 2
38	-	LP-11			<u> </u>	The MCU is forced to start to control the interface. The display module detects Bus Connection Error (BCE)
39	-	BTA	<=>	BTA	-	Interface Control Change from the MCU to the display module
40	-	-	<=	LP-11	-	
41	-	-	<=	LPDT	AwER	Error Report (Bus Connection Error (BCE) is reported) See Note 2
42	-	-	<=	LP-11	-	
43	-	BTA	<=>	BTA	-	Interface Control Change from the display module to the MCU
44	-	LP-11	=>		-	End

Notes: 1. Lines 1 – 17 are needed for every frame.

2. Bits 5 and 7 of the AwER are applied.

Tearing Effect Bus Trigger Enable Sequence – DCSW-L and LPDT

	M	CU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	DCSWL	HSDT	=>	-	-	Tearing Effect Bus Trigger Enable
3	EoTP	HSDT	=>	-	-	End of Transmission Packet

2014/07/04



<u>NT35532</u>

4	-	LP-11	=>	-	-	
		<u> </u>				Interface control change from the MCU to the
5	-	BTA	<=>	BTA	-	
						display module If No Error => Goto Line 8
0				10.44		
6	-	-	<=	LP-11	-	If Error is Corrected by ECC => Goto Line 19
						If Error => Goto Line 30
7						
8	-	-	<=	ACK	-	No Error
9	-	-	<=	LP-11	-	
10	-	BTA	<=>	ВТА	-	Interface Control Change from the display module to the MCU
11	-	LP-11	=>			
12		BTA		BTA		Interface Control Change from the MCU to the display module
13		FE	S	LP-11	65	
14				TEE		TE (Escape Trigger) on the next V-Synch.
45				LP-11	-	
16	-	BTA	<=>	BTA		Interface Control Change from the display module to the MCU
17		LP-11	=>	-	-	End
18						
19	-	-	<=	LPDT	AwER	Error Report (Error is Corrected by ECC)
20	-	-	<=	LP-11	-	
21	-	BTA	<=>	BTA	-	Interface Control Change from the display module to the MCU
22	-	LP-11	=>	-	-	
23		BTA	<=>	BTA	-	Interface Control Change from the MCU to the display module
24	-		<=	LP-11	-	
25	-		<=	TEE	-	
26	-		<=	LP-11		
27	-	BTA	<=>	BTA	-	
28	-	LP-11	=>		-	End
20						Litu
30				LPDT	AwER	Error Report
	-	-	<=			
31 2014/07/04	-	-	<=	LP-11	-	Verier 4.0
2014/07/04				125		Version 4.0



<u>NT35532</u>

32	-	BTA	<=>	BTA	-	Interface Control Change from the display module to the MCU
33	-	LP-11	=>	-	-	If the MCU is not forcing BTA => Goto Line 34 If the MCU is forcing BTA => Goto Line 36
34	-	LP-11	=>	-	-	End
35						
36	-	BTA	<=>	BTA	-	Interface Control Change from the MCU to the display module
37	-		<=	LP-11	-	Dead-Lock (No TE information) See Note 2
38	-	LP-11	=>			The MCU is forced to start to control the interface. The display module detects Bus Connection Error (BCE)
39	-	BTA	<=>	BTA		Interface Control Change from the MCU to the display module
40	-	-		LP-11	-	
41	E		D.	LPDT	Awer	Error Report (Bus Connection Error (BCE) is reported) See Note 2
42				LP-11		
43	-	BTA		BTA	-	Interface Control Change from the display module to the MCU
44	-	LP-11	=>		-	End

Notes: 1. Lines 1 – 17 are needed for every frame.

2. Bits 5 and 7 of the AwER are applied.

Tearing Effect Bus Trigger Enable Sequence –DCSW1-S and HSDT

	M	CU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	DCSW1-S	LPDT	=>	-	-	Tearing Effect Bus Trigger Enable
3	-	LP-11	=>	-	-	
4	-	BTA	<=>	BTA	-	Interface control change from the MCU to the display module
5	-	-	<=	LP-11	-	If No Error => Goto Line 8 If Error is Corrected by ECC => Goto Line 19 If Error => Goto Line 30
6						
7	-	-	<=	ACK	-	No Error
8	-	-	<=	LP-11	-	

2014/07/04





	9	-	BTA	<=>	BTA	-	Interface Control Change from the display module to the MCU
_	10		LP-11	=>			
	10				_		Interface Constral Change from the MOULte the
_	11		BTA	<=>	BTA	-	Interface Control Change from the MCU to the display module
	12			<=	LP-11	-	
	13			<=	TEE	-	TE (Escape Trigger) on the next V-Synch.
	14			<=	LP-11		
	15	-	BTA	<=>	BTA		Interface Control Change from the display module to the MCU
	16		LP-11				End
	17						
	18		PG	<=	LPDT	AwER	Error Report (Error is Corrected by ECC)
	19			<=	LP-11		
	20	-	BTA		ВТА	-	Interface Control Change from the display module to the MCU
	21	-	LP-11		-	-	
	22		BTA	<=>	BTA	-	Interface Control Change from the MCU to the display module
	23	-		<=	LP-11	-	
	24	-		<=	TEE	-	
	25	-		<=	LP-11	-	
	26	-	BTA	<=>	BTA	-	
	27	-	LP-11	=>		-	End
	28						
	29	-	-	<=	LPDT	AwER	Error Report
	30	-	-	<=	LP-11	-	
	31	-	BTA	<=>	BTA	-	Interface Control Change from the display module to the MCU
	32	-	LP-11	=>	-	-	If the MCU is not forcing BTA => Goto Line 34 If the MCU is forcing BTA => Goto Line 36
F	33	-	LP-11	=>	-	-	End
	34						
	35	-	BTA	<=>	BTA	-	Interface Control Change from the MCU to the display module
F	36	-		<=	LP-11	-	Dead-Lock (No TE information) See Note 2
2	014/07/04				127	I	Version 4.0



<u>NT35532</u>

37	-	LP-11	=>		-	The MCU is forced to start to control the interface. The display module detects Bus Connection Error
						(BCE)
38	-	BTA	<=>	BTA	-	Interface Control Change from the MCU to the
						display module
39	-	-	<=	LP-11	-	
40	-	-	<=	LPDT	AwER	Error Report (Bus Connection Error (BCE) is
40			~-		/WEI	reported) See Note 2
41	-	-	<=	LP-11	-	
42	-	BTA	<=>	BTA	-	Interface Control Change from the display module to the MCU
43	-	LP-11	=>			End

Notes: 1. Lines 1 – 17 are needed for every frame.

2. Bits 5 and 7 of the AwER are applied.

Tearing Effect Bus Trigger Disable Sequence - DCSWN-S and LPDT

	МСО		Information	Display Module				
Line	Packet Sender	Interface Mode Control	Direction	Interface Mode Control	Packet Sender	Comment		
	-	LP-11	=>	-	-	Start		
2	DCSWN-S	LPDT	=>	-	-	Tearing Effect Bus Trigger Disable		
3	-	LP-11	=>	-	-	End		

I WE AND

Tearing Effect Bus Trigger Disable Sequence – DCSWN-S and HSDT

	MCU			Display N	lodule		
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment	
1	-	LP-11	=>	-	-	Start	
2	DCSWN-S	HSDT	=>	-	-	Tearing Effect Bus Trigger Disable	
	ЕоТр	HSDT				End of Transmission Packet End	
3	-	LP-11	=>	-	-		





5.4.2.4 Video Mode Communication

Video Mode peripherals require pixel data delivered in real time. This section specifies the format and timing of DSI traffic for this type of display module.

5.4.2.4.1 Transmission Packet Sequences

DSI supports several formats, or packet sequences, for Video Mode data transmission. The peripheral's timing requirements dictate which format is appropriate. In the following sections, Burst Mode refers to time-compression of the RGB pixel (active video) portion of the transmission. In addition, these terms are used throughout the following sections:

- Non-Burst Mode with Sync Pulses enables the peripheral to accurately reconstruct original video timing, including sync pulse widths.
- Non-Burst Mode with Sync Events similar to above, but accurate reconstruction of sync pulse widths is not required, so a single Sync Event is substituted.
- Burst mode RGB pixel packets are time-compressed, leaving more time during a scan line for LP mode (saving power) or for multiplexing other transmissions onto the DSI link.

In the following figures the Blanking or Low-Power Interval (BLLP) is defined as a period during which video packets such as pixel-stream and sync event packets are not actively transmitted to the peripheral. To enable PHY synchronization the host processor should periodically end HS transmission and drive the Data Lanes to the LP state. This transition should take place at least once per frame; shown as LPM in the figures in this section. It is recommended to return to LP state once per scan-line during the horizontal blanking time. Regardless of the frequency of BLLP periods, the host processor is responsible for meeting all documented peripheral timing requirements. Note, at lower frequencies BLLP periods will approach, or become, zero, and burst mode will be indistinguishable from non-burst mode.

During the BLLP the DSI Link may do any of the following:

- Remain in Idle Mode with the host processor in LP-11 state and the peripheral in LP-RX
- Transmit one or more non-video packets from the host processor to the peripheral using Escape Mode
- Transmit one or more non-video packets from the host processor to the peripheral using HS Mode
- If the previous processor-to-peripheral transmission ended with BTA, transmit one or more packets from the peripheral to the host processor using Escape Mode
- Transmit one or more packets from the host processor to a different peripheral using a different Virtual Channel ID

The sequence of packets within the BLLP or RGB portion of a HS transmission is arbitrary. The host processor may compose any sequence of packets, including iterations, within the limits of the packet format definitions. For all timing cases, the first line of a frame shall start with VS; all other lines shall start with HS. This is also true in the special case when VSA+VBP=0. Note that the position of synchronization packets, such as VS and HS, in time is of utmost importance since this has a direct impact on the visual performance of the display panel.


Normally, RGB pixel data is sent with one full scan line of pixels in a single packet. If necessary, a horizontal scan-line of active pixels may be divided into two or more packets. However, individual pixels shall not be split across packets.

Transmission packet components used in the figures in this section are defined in Figure below unless otherwise specified.

2014/07/04








DSI Video Mode Interface Timing Legend

If a peripheral timing specification for HBP or HFP minimum period is zero, the corresponding Blanking Packet may be omitted. If the HBP or HFP maximum period is zero, the corresponding blanking packet shall be omitted.

5.4.2.4.2 Non-Burst Mode with Sync Pulses

With this format, the goal is to accurately convey DPI-type timing over the DSI serial Link. This includes matching DPI pixel-transmission rates, and widths of timing events like sync pulses. Accordingly, synchronization periods are defined using packets transmitting both start and end of sync pulses. An example of this mode is shown in Figure below.



DSI Video Mode Interface Timing: Non-Burst Transmission with Sync Start and End


Normally, periods shown as HSA (Horizontal Sync Active), HBP (Horizontal Back Porch) and HFP (Horizontal Front Porch) are filled by Blanking Packets, with lengths (including packet overhead) calculated to match the period specified by the peripheral's data sheet. Alternatively, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.



<u>NT35532</u>

5.4.2.4.3 Non-Burst Mode with Sync Events

This mode is a simplification of the format described in section 5.8.2.4.2 "Non-Burst Mode with Sync Pulse". Only the start of each synchronization pulse is transmitted. The peripheral may regenerate sync pulses as needed from each Sync Event packet received. Pixels are transmitted at the same rate as they would in a corresponding parallel display interface such as DPI-2. An example of this mode is shown in Figure below.




As with the previous Non-Burst Mode, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.



<u>NT35532</u>

5.4.2.4.4 Burst Mode

In this mode, blocks of pixel data can be transferred in a shorter time using a time-compressed burst format. This is a good strategy to reduce overall DSI power consumption, as well as enabling larger blocks of time for other data transmissions over the Link in either direction. There may be a line buffer or similar memory on the peripheral to accommodate incoming data at high speed. Following HS pixel data transmission, the bus goes to Low Power Mode, during which it may remain idle, i.e. the host processor remains in LP-11 state, or LP transmission may take place in either direction. If the peripheral takes control of the bus for sending data to the host processor, its transmission time shall be limited to ensure data underflow does not occur from its internal buffer memory to the display device. An example of this mode is shown in Figure below.



Similar to the Non-Burst Mode Scenario, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.





5.4.2.4.5 Parameters

Below table documents the parameters used in the preceding figures. Peripheral supplier companies are responsible for specifying suitable values for all blank fields in the table. The host processor shall meet these requirements to ensure interoperability.

Required Peripheral Timing Parameters (Base on 1080RGBx1920)

Symbol	Parameter	Condition	Min	Тур	Max	Units
BR _{PHY}	Bit rate per Lane (Note3)	Full-HD(1080RGB x 1920)	80	-	1000	Mbps
t∟	Line time	Full-HD(1080RGB x 1920)	-	8.6 (Note 1)		us
t _{HBP}	Horizontal back porch	Full-HD (1080RGB x 1920)	16		-	pixel clock
t _{HACT}	Time for image data	4 data lane	1080		(Note 2)	pixel clock
HACT	Active pixels per line	Full-HD (1080RGB x 1920)		1080	-	pixels
t _{HFP}	Horizontal front porch		0.65		-	us
VSA	Vertical sync active				-	н
VBP	Vertical back porch		2	-	-	н
VACT	Active lines per frame	Full-HD (1080RGB x 1920)	2	1920		н
VFP	Vertical front porch	1500	4	-	-	н

Note 1: Frame rate (Typ) = 60Hz, and VBP is set to 2 / VFP is set to 4.

Note 2: $t_{HAC}T$ (max)= $t_L - t_{HFP} - t_{HBP}$ (US)

Note 3: For MIPI speed limitation:

[1] Per lane bandwidth is 1Gbps,

[2] Total Bit Rate: 4Gbps for 8-8-8; 3Gbps for 6-6-6; and 2.67Gbps for 5-6-5.



[3553

5.5 Display Reference Clock Function

The NT35532 provides a function to decide internal oscillator or external clock for display clock reference of driver IC. User can set this register of CMD1 address F8h. When user sets EN_EXCK of F6h to "1", the display clock will refer to external clock, and user must set the frequency of external clock in register F6h/F7h, and then sets the RTN value for 1H line period (About RTN setting value, please always refers to 14.66MHz frequency basis). If user sets EN_EXCK to "0", the display clock will refer to NT35532 internal oscillator, and user only need to set RTN value to decide 1H period.

External Clock Frequency must be filled in CMD1 register F6h/F7h if EN_EXCK bit is "1":

RTN

 $EXCK _ FREQ[11:0] = 100 * f(MHz)$

14.66MHz

*FrameRate(Hz)

(Line + BP + FP)

"*f* " is external oscillator frequency in unit "MHz"

EXCK_FREQ: External Clock Frequency include 2-digit decimal point accuracy

RTN setting for 1H period (for detailed, please refer to NT35532 application note):

RTN: Number of clocks per line. Line: Display Line Number FP: Number of lines for front porch.


BP: Number of lines for back porch.





5.6 GAMMA Function

The structure of grayscale amplifier is shown as below. The 30 voltage levels between GVDDP/GVDDN and GND determined by the gradient adjustment register, the reference adjustment register, the amplitude adjustment resister and the micro-adjustment register.



Gamma Architecture for NT35532





5.7 Reset Function

The RESET function of NT35532 is triggered by a RESX input. After reset function triggered, the NT35532 enter a reset period, and the duration of this period must be at least 1ms. During this period, the NT35532 and its power circuit is initialized. In the meanwhile, because the NT35532 will be in a busy state, neither instruction from MPU nor GRAM data access request are not acceptable. In addition, for power-on reset case, there will be a 20ms period for oscillator to be stable. Therefore, any instructions or GRAM access request must be made after this 20ms period is over.

Initial States of Output Pins

The following table represents the output pins and its initial state

Output Pins	Initial State
Liquid crystal driver (Source driver output)	All output VSS
VCOMDC3	Disabled (VSS level output)
GVDD P/N	Disabled (VSS level output)
CGOUTR1~R20, CGOUTL1~L20	Disabled (VSS level output)
FTE / FTE1/LEDPWM	Disabled (VSS level output)
VGH	AVDD
VGL	AVEE
VGHO	VSS
VGLO	VSS
VCL	cvss
VCI1	VSS
AVDDR	VSS
AVEER	VSS





Initial States of Input / Output Pins

The following table represents the input/output pins and its initial state

Input/Output Pins	Initial State
C21P/M	Hi-z
C22P/M	Hi-z
C31P/M	Hi-z
C41P/M	Hi-z

Notes: The initial states of input/output pins listed above are proper under the condition that LCD module is connected as shown in the connection example.

Initial State of Instruction Set


The initial state of instruction set is listed in next chapter, and the default values are shown in the parenthesis of each instruction bit cell.





5.7.1 Timing of Reset Pin

NT35532 provides H/W pin to do driver IC initialization and exit of "Deep Standby Mode". For power-on reset, one-finger reset or two-finger reset method to do driver IC initialization. For "Deep Standby Mode" exit method, H/W reset pin must be keep low state more than 3ms. The detailed H/W reset pin timing is shown as below figure.








5.8 Basic Operation Mode

The basic operation mode of NT35532 is illustrated below. When changing from one mode to another, make sure to follow the sequence

indicated in the figure.




Operation Mode Change



5.9 Power On/Off Sequence

The power supply ON/OFF setting for Display ON/OFF, Standby Set/Exit, and Sleep Set/Exit sequences is illustrated in figure below.







5.9.1 Power Supply On/Off setting sequence


5.9.1.1 {ENPWRP, ENPWRN} = 00b or 10b (two power (VDDI/VCI or VDDI/AVDD) input)

VCI or AVDD	>10ms =10us =10us									
RESX	Note 1 #2	>10m5								
MIPI Video Stream Pac	(Note 4)	\leftrightarrow								
<u>Command Transfer</u> <u><mipi i2c="" spi=""></mipi></u>	Note 4 LP11 state(MIPI)		Sleep-out command	Display-on command	Backlight Control Setting					
Backlight			Note	2 >100mS >40mS						
Note 2: After Sleep-O Therefore, an with minimun Note 3: For detailed p	Note 1: The RESX waveform #1 is better than #2 Note 2: After Sleep-Out Command, Driver IC will reload MTP registers and do internal power on action. Therefore, any initial settings by MIPI, SPI or I2C should be set after Sleep-Out command with minimum delay time 100mS. Note 3: For detailed panel-related power sequence, please refer to NT35532 Application Notes. Note 4: When use MIPI I/F, MIPI Lanes must go to LP11 after Power VCI or AVDD is ready VDDI									
VCI or AVDD				<->0mS						
RESX			10	%						
<u>MIPI Video Stream P</u>	acket	>6(ImS >0mS							
<u>Command Transfer</u> <u><mipi i2c="" spi=""></mipi></u>	Backlight Control Se	ting Display	off + Sleep-in commar	nd						
<u>Backlight</u>		>0mS								





5.9.1.2 {ENPWRP, ENPWRN} = 11b and EN4PWR=0 (three power (VDDI/AVDD/AVEE) input)




Note 1: The RESX waveform #1 is better than #2

Note 2: After Sleep-Out Command, Driver IC will reload MTP registers and do internal power on action. Therefore, any initial settings by MIPI, SPI or I2C should be set after Sleep-Out command

with minimum delay time 100mS.


Note 3: For detailed panel-related power sequence, please refer to NT35532 Application Notes.







5.9.1.3 {ENPWRP, ENPWRN} = 11b and EN4PWR=1 (four power (VDDI/VCI/AVDD/AVEE) input)




2014/07/04





5.9.2 Power Ramp-up/down SPEC

5.9.2.1 Two Input Power (VCI / VDDI)




	Min.	Тур.	Max.
Tpower_ramp_up (10% - 90%) for VDDI			2ms
Tpower_ramp_up (10% - 90%) for AVDD	1ms		5ms
Tpower_ramp_down (90% - 10%) for VDD			2ms
[power_ramp_down (90% - 10%) for AVD[1ms		5ms
T_v_power_down_period	10ms		
V_power_down			100mV

Note: For detailed application circuit, please refer to NT35532 Application Note.





5.9.2.3 Three Input Power (VDDI / AVDD / AVEE)



Note: For detailed application circuit, please refer to NT35532 Application Note.

2014/07/04






5.10 Instruction Setting Sequence

When setting instruction to the NT35532, the sequences shown in below figures must be followed to complete the instruction setting.

5.10.1 Sleep SET/EXIT Sequences



Sleep SET/EXIT Sequences


Note: If user wants to change the a-Si timing, frame rate, porch settings, it would be necessary to delay 6 frames or more after sleep out

command.



NT35532

5.10.2 Deep Standby Mode ENTER/EXIT Sequences



Deep Standby Mode ENTER/EXIT Sequences




5.11 SLEEP OUT-COMMAND AND SELF-DIAGNOSTIC FUNCTIONS OF THE DISPLAY MODULE

5.11.1 Register Loading Detection

Sleep Out-command (See "Sleep Out (11h)") is a trigger for an internal function of the display module, which indicates, if the display module loading function of factory default values from EEPROM (or similar device) to registers of the display controller is working properly.

There are compared factory values of the EEPROM and register values of the display controller by the display controller. If those both values (EEPROM and register values) are same, there is inverted (=increased by 1) a bit, which is defined in command "Read Display Self-Diagnostic Result (0Fh)" (=RDDSDR) (The used bit of this command is D7). If those both values are not same, this bit (D7) is not inverted (= increased by 1). The flow chart for this internal function is following:



Note: There is not compared and loaded register values, which can be changed by user (00h to AFh and DAh to DDh), by the display module.






5.11.2 Functionality Detection

Sleep Out-command (See "Sleep Out (11h)" is a trigger for an internal function of the display module, which indicates, if the display module is still running and meets functionality requirements.

The internal function (= the display controller) is comparing, if the display module is still meeting functionality requirements (e.g. booster voltage levels, timings, etc.). If functionality requirement is met, there is inverted (= increased by 1) a bit, which defined in command "Read Display Self-Diagnostic Result (0Fh)" (= RDDSDR) (The used bit of this command is D6). If functionality requirement is not same, this bit (D6) is not inverted (= increased by 1).

The flow chart for this internal function is following:




Note: There is needed 120msec after Sleep Out -command, when there is changing from Sleep In –mode to Sleep Out -mode, before there is possible to check if functionality requirements are met and a value of RDDSDR's D6 is valid. Otherwise, there is 5msec delay for D6's value, when Sleep Out –command is sent in Sleep Out -mode.





6. Command Descriptions

MIPI/SPI/I2C Interface Application



Working Flow for Accessing Registers in CMD1 / CMD2 for MIPI/SPI/I2C interface.

Note: At MIPI interface, the page setting command must be sent by single packet transmission,

or insert 1us delay after page setting command.



The address mapping of registers for these 2 command sets is summarized as table below:

		User Comman	d Set (CMD1)		
	MIF	PI / SPI / I2C		СР	U (For Test Mode)
Command Table	Data Type	Address	8-bits	Address	16-bits
	Data Type	Parameter	8-bits	Parameter	16-bits
XXh	DCS Short Write,	Address	XXh	Address	XX00h
	No Parameter	Address	AAn	Address	7770011
XXh + 1 Parameter	DCS Short Write,	Address	XXh	Address	XX00h
	1 Parameter	Parameter	PA1h	Parameter	PA1h
		Address	XXh	Address	XX00h
XXh + 2 Parameters	DCS LongWrite with	Parameter 1	PA1h	Parameter 1	PA1h
AAT + 2 T drameters	2 Parameters	Parameter 2	PA2h	Address	XX01h
				Parameter 2	PA2h
		Address	XXh	Address	XX00h
		Parameter 1	PA1h	Parameter 1	PA1h
		Parameter 2	PA2h	Address	XX01h
		Parameter 3	PA3h	Parameter2	PA2h
		:	:	Address	XX02h
XXh + n Parameters	DCS Long Write with	:	:	Parameter3	PA3h
(n > 2)	n Parameters	Parameter n-th	PAnh	Address	XX03h
				Parameter4	PA4h
				:	:
				:	:
				Address	XXXnh
				Parameter n	PAnh

Note: CMD1 is for Basic Display Control Setting use only

Manufacture Command Set (Register Page 0 of CMD2)								
	MIF	PI / SPI / 12C		CPU (For Test Mode)				
Command Table	Data Type	Address	8-bits	Address	16-bits			
		Parameter	8-bits	Parameter	16-bits			
XXh	DCS Short Write,	Address	XXh	Address	XX40h			
	No Parameter	Address	~~!!	Address	224011			
XXh + 1 Parameter	DCS Short Write,	Address	XXh	Address	XX40h			
	1 Parameter	Parameter	PA1h	Parameter	PA1h			

Note: Page0 of CMD2 is for Power / MTP / Gamma setting use only

2014/07/04



NT35532

Manufacture Command Set (Register Page 1 of CMD2)									
	MI	PI / SPI / I2C		CPU (For Test Mode)					
Command Table	Data Type	Address	8-bits	Address	16-bits				
	Data Type	Parameter	8-bits	Parameter	16-bits				
XXh	DCS Short Write,	Address	XXh	Address	XX50h				
	No Parameter	Address		Address	223011				
XXh + 1 Parameter	DCS Short Write,	Address	XXh	Address	XX50h				
AAN + I Faranieler	1 Parameter	Parameter	PA1h	Parameter	PA1h				
te: Page1 of CMD2 is for Gamma setting use only									

Manufacture Command Set (Register Page 3 of CMD2)									
	MIF	PI / SPI / 12C		CPU (For Test Mode)					
Command Table	Data Type	Address	8-bits	Address	16-bits				
	Data Type	Parameter	8-bits	Parameter	16-bits				
XXh	DCS Short Write, No Parameter	Address	XXh	Address	XX60h				
XXh + 1 Parameter	DCS Short Write,	Address	XXh	Address	XX60h				
AAN + 1 Parameter	1 Parameter	Parameter	PA1h	Parameter	PA1h				

Note: Page2 of CMD2 is for Image Enhancement use only

Manufacture Command Set (Register Page 3 of CMD2)								
	MIF	PI / SPI / 12C		CPU (For Test Mode)				
Command Table	Data Tura	Address 8-bits		Address	16-bits			
	Data Type	Parameter	8-bits	Parameter	16-bits			
YYL	DCS Short Write,			Address	VYZOL			
XXh	No Parameter	Address	XXh	Address	XX70h			
XXh + 1 Parameter	DCS Short Write,	Address	XXh	Address	XX70h			
AATI + 1 Parameter	1 Parameter	Parameter	PA1h	Parameter	PA1h			

Note: Page3 of CMD2 is for CABC Function Setting use only

Manufacture Command Set (Register Page 4 of CMD2)								
	MIF	PI / SPI / 12C		CPU (For Test Mode)				
Command Table		Address 8-bits		Address	16-bits			
	Data Type	Parameter	8-bits	Parameter	16-bits			
XXh	DCS Short Write,	Address	XXh	Address	XX80h			
	No Parameter	Address	7001	Address	XXXXX			
XXh + 1 Parameter	DCS Short Write,	Address	XXh	Address	XX80h			
	1 Parameter	Parameter	PA1h	Parameter	PA1h			

Note: Page4 of CMD2 is for Display a-Si timing setting use only

2014/07/04





6.1 User Command Set (Command 1)

		2C Interface	Other I/F									
	CMD	Parameter	Address	Instruction	D7	D6	D5	D4	D3	D2	D1	D0
	00h	-	0000h	NOP				No Ar	gument			
	01h	-	0100h	SOFT_RESET				No Ar	gument			
		1st Parameter	0400h	RDID1	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10
	04h	2nd Parameter	0401h	RDID2	1	ID26	ID25	ID24	ID23	ID22	ID21	ID20
		3rd Parameter	0402h	RDID3	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30
	05h	1st Parameter	0500h	RDNUMED				D[7:0]			-
	0Ah	1st Parameter	0A00h	GET_POWER_MODE	D7	0	0	D4	0	D2	0	0
	0Bh	1st Parameter	0B00h	GET_ADDRESS_MODE	D7	D6	0	0	D3	0	0	0
	0Dh	1st Parameter	0D00h	GET_DISPLAY_MODE	0	0	D5	0	0	D2	D1	D0
	0Eh	1st Parameter	0E00h	GET_SIGNAL_MODE	D7	D6	0	0	0	0	0	D0
	0Fh	1st Parameter	0F00h	RDDSDR	D7	D6	0	9	0	0	0	D0
	10h	-	1000h	ENTER_SLEEP_MODE				No Ar	gument	UL		
	11h	-	1100h	EXIT_SLEEP_MODE		12	<u>(())</u>	No Ar	gument			
	20h	\mathbb{A}^{-1}	2000h	EXIT_INVERT_MODE	\bigcirc			No Ar	gument			
~ 5	21h		2100h	ENTER_INVERT_MODE	S			No Ar	gument			
	26h	1st Parameter	2600h	GAMSET				GC	[7:0]			
N	28h	-	2800h	SET_DISPLAY_OFF				No Ar	gument			
	29h	-	2900h	SET_DISPLAY_ON				No Ar	gument			
	34h	-	3400h	SET_TEAR_OFF				No Ar	gument			
	35h	1st Parameter	3500h	SET_TEAR_ON	TEW3	TEW2	TEW1	TEW0	0	0	TEP	М
	36h	1st Parameter	3600h	SET_ADDRESS_MODE	SD_MY	SD_MX	0	0	RGB	0	0	0
	3Ah	1st Paramete	3A00h	SET_PIXEL_FORMAT	0	0	0	0	0	IFPF2	IFPF1	IFPF0
	44h	1st Parameter	4400h	SET_TEAR_SCANLINE	0	0	0	0	0	N10	N9	N8
	45h	1st Parameter	4500h		N7	N6	N5	N4	N3	N2	N1	NO
	46h	1st Parameter	4500h	RDSCL	SL15	SL14	SL13	SL12	SL11	SL10	SL9	SL8
		2nd Parameter	4501h		SL7	SL6	SL5	SL4	SL3	SL2	SL1	SL0
	4Fh	1st Parameter	4F00h	ENTER_DSTB_MODE	0	0	0	0	0	0	0	DSTB
	51h	1st Parameter	5100h	WRDISBV	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0
	52h	1st Parameter	5200h	RDDISBV	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0
	53h	1st Parameter	5300h	WRCTRLD	HBM	[1:0]	BCTRL	0	DD	BL	0	0
	54h	1st Parameter	5400h	RDCTRLD	HBM	[1:0]	BCTRL	0	DD	BL	DB	G
	55h	1st parameter	5500h	WR PWR SAVE	IN	IAGE_ENHAI	NCEMENT [3:	0]	0	0	CABC_C	:OND[1:0]
	56h	1st parameter	5600h	RDPWR SAVE	IMAGE_ENHANCEMENT [3:0] 0 0 CABC_COND[1:0]						:OND[1:0]	

2014/07/04

153



	5Eh	1st Parameter	5E00h	WRCABCMB				CME	B[7:0]			
	5Fh	1st Parameter	5F00h	RDCABCMB				CME	8[7:0]			
		1st Parameter	A100h					SID[7 : 0]: LS	B of Supplier	ID		
		2nd Parameter	A101h				S	SID[15: 8]: MS	B of Supplier	ID		
		3rd Parameter	A102h				MIC	0[7 : 0]: LSB o	f Model Numb	ber ID		
	A1h	4th Parameter	A103h	RDDDBS			MID	[15 : 8]: MSB	of Model Num	ber ID		
		5th Parameter	A104h				I	RID[7 : 0]: LSI	B of Revision	ID		
		6th Parameter	A105h				R	ID[15 : 8]: MS	B of Revision	ID	1	
-		7th Parameter	A106h		1	1	1	1	1			1
		1st Parameter	A800h					SID[7 : 0]: LS	B of Supplier I	D		
		2nd Parameter	A801h					SID[15: 8]: MS	B of Supplier	JD		
		3rd Parameter	A802h			n le	MIE	0[7 : 0]: LSB o	f Model Numb	oer ID		
	A8h	4th Parameter	A803h	RDDDBC			MID	15 : 8]: MSB	of Model Num	iber ID		
		5th Parameter	A804h		> (()	$\ a$	U	RID[7 : 0]: LSI	B of Revision	ID	2	
		6th Parameter	A805h		5			ID[15 : 8]: MS	B of Revision	ID		
		7th Parameter	A806h		1	2	(1)		1	1	1	1
	AAh	1st Parameter	AA00h	RDFCS	FCS7	FCS6	FCS5	FCS4	FCS3	FCS2	FCS1	FCS0
0		1st Parameter	AB00h		AWER15	AWER14	AWER13	AWER12	AWER11	AWER10	AWER9	AWER8
V	ABh	2nd Parameter	AB01h	MIRI Error Report	AWER7	AWER6	AWER5	AWER4	AWER3	AWER2	AWER1	AWER0
	5	1st Parameter	AC00h	DCS Long Write Payload	LPa15	LPa14	LPa13	LPa12	LPa11	LPa10	LPa9	LPa8
	ACh	2nd Parameter	AC01h	Counter	LPa7	LPa6	LPa5	LPa4	LPa3	LPa2	LPa1	LPa0
	AEh	1st Parameter	AE00h	STB EDGE POSITION				STB_EDG	E_SEL[7:0]			<u> </u>
	AFh	1st Parameter	AF00h	RDCCS	CCS7	CCS6	CCS5	CCS4	CCS3	CCS2	CCS1	CCS0
					mipi_ecc_di	mipi_crc_dis						<u>I</u>
	BAh	1st Parameter	BA00h	SET_MIPI_LANE	sable	able	DSI_MC	DE[1:0]	0	0	DSI_L/	ANE[1:0]
	D2h	1st Parameter	D200h	RGBCTRL	0	CRCM	0	0	DP	EP	HSP	VSP
	D3h	1st Parameter	D300h		VBP7	VBP6	VBP5	VBP4	VBP3	VBP2	VBP1	VBP0
	D4h	1st Parameter	D400h		VFP7	VFP6	VFP5	VFP4	VFP3	VFP2	VFP1	VFP0
	D5h	1st Parameter	D500h	RGBMIPICTRL	HBP7	HBP6	HBP5	HBP4	HBP3	HBP2	HBP1	HBP0
Ē	D6h	1st Parameter	D600h		HFP6	HFP6	HFP5	HFP4	HFP3	HFP2	HFP1	HFP0
	D7h	1st Parameter	D700h		0	0	0	0	0	0	HBP8	HFP8
	D9h	1st Parameter	D900h	EXCK_CTRL	0	0	EXTOSC	DIV[2:0]	0	0	EXTOSC	_SEL[1:0]
	DAh	1st Parameter	DA00h	RDID1	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10
	DBh	1st Parameter	DB00h	RDID2	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20
┢	DCh	1st Parameter	DC00h	RDID3	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30

2014/07/04



NGVATEK

			IDLEMODE_BL_Control							IGNAL_EN	_BL_EN
E2h	1st Parameter	E200h	Read	0	0	0	0	0	0	IDLE_ON_S	
			IDLEMODE_BL_Control							IGNAL_EN	_BL_EN
F3h	1st Parameter	F300h	MULTIIF	IM_IF_SEL	0	0	0	SECOND_	IF_SEL[1:0]	0	MULTIIF_EN
F4h	1st Parameter	F400h	Novatek ID	0	0	1	1	0	0	1	0
F5h	1st Parameter	F500h	IF_TEST				IF_TE	ST[7:0]	0	0	0
F6h	1st Parameter	F600h	EXCK_CTRL		EXCK_FI	REQ[11:8]		0	0	0	EN_EXCK
F7h	1st Parameter	F700h			L.		EXCK_I	FREQ[7:0]		1	
F8h	1st Paramete	F900h	I2C_SLAVE_ADDR	0			12C_	_SLAVE_ADD	R[1:0]		
F9h	1st Paramete	FA00h	PIXEL_EXTEN	0	0	0	0	0	O	PIXEL_E	XTEN[1:0]
FBh	1st Parameter	FB00h	Reload CMD1	0	0	°F	0	0	0	0	Reload_ CMD1
FEh	-	FE00h	RD_CMDSTATUS	0	0	CMD2_P4	CMD2_P3	CMD2_P2	CMD2_P1	CMD2_P0	CMD1
FFh	-	FF00h	CMD Page Select				PAGE_	_SEL[7:0]			
				S			SI	J			



(00h) NOP: No Operation

Address	00h			Access Attribute				w	
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1		No Argument						N/A	

Description	- This command performs no operation and is ignored by the device	ce.
Restriction	-	
	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register Availability	Normal Mode On, Idle Mode On, Sleep Out	N.A.
	Partial Mode On, Idle Mode Off, Sleep Out	N.A.
	Partial Mode On, Idle Mode On, Sleep Out	N.A.
	Sleep In	Yes
Default Value	N/A	
NONA	NO DISCLOS	



(01h) SOFT_RESET: Software Reset

Address		01	lh		Access Attribute				w
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1		No Argument						N/A	

k		
Description	- When the Software Reset command is written, it causes a soft	ware reset. It resets the commands and
Description	parameters to their S/W Reset register values and all source & gate	outputs are set to GND (display off).
	(1) It will be necessary to wait 20msec before sending new comman	d following software reset.
	(2) The display module loads all display suppliers' factory default val	ues to the registers during 8 msec.
Restriction	(3) If Software Reset is applied during Sleep Out mode, it will be ne	ecessary to wait 120 msec before sending
	Sleep- Out command.	
	(4) Software reset command cannot be sent during Sleep Out seque	ence.
	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register Availability	Normal Mode On, Idle Mode On, Sleep Out	N.A.
	Partial Mode On, Idle Mode Off, Sleep Out	N.A.
	Partial Mode On, Idle Mode On, Sleep Out	N.A.
	Steep In	Yes
Default Value	NA	
	Me	



(04h) RDID: Read Display ID

Address		04	4h			Access	Attribute		R
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	N/A
Parameter 2	1	ID26	ID25	ID24	ID23	ID22	ID21	ID20	N/A
Parameter 3	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	N/A

Description	- This read byte returns display identific: The 1st parameter (ID17 to ID10) : LCD The 2nd parameter (ID26 to ID20) : LCD It is defined by display supplier and cha specifications. See Table: ID Byte Value 8'h80 8'h81 8'h82 The 3rd parameter (ID37 to ID30) : LCD -	0 module's manufactur D module/driver version nges each time a revision Version Version1 Version2 Version3	on ID.	play, material or cons	struction
Register Availability	Status Normal Mode On, Idle Mode Normal Mode On, Idle Mode Partial Mode On, Idle Mode Partial Mode On, Idle Mode Sleep In	e On, Sleep Out Off, Sleep Out	Availat Yes N.A N.A N.A Yes	3 	
	Status	04h-1st	Default Value 04h-2nd	04h-3rd	
Default Value	Power On Sequence	N/A	N/A	N/A	
	S/W Reset	N/A	N/A	N/A	
		J			
	H/W Reset	N/A	N/A	N/A	



(05h) RDNUMED: Read Number of the Error on DSI

Address	05h				Access Attribute				R
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	D7	D6	D5	D4	D3	D2	D1	D0	00h

	1			
	- The	first parameter is telling a number of the error	ors on DSI. The more detailed description of the bits	is
	expla	ined in below.		
Description	D[7] is D[7 : 0 is sent	t the second parameter information (= The read e also refer to the sections: "Acknowledge with	_MODE (0Eh)'s D0 is set '0' at the same time) after the d function is completed). h Error Report (AwER)" and "Read Display Signal Mod	
Restriction	H 11			
		Status	Aveilability	
NONF		Status	Availability Yes	
NONF		Normal Mode On, Idle Mode Off, Sleep Out	Yes	
Register Availability		Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out	Yes N.A.	
Register Availability		Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out	Yes N.A. N.A.	
Register Availability		Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out	Yes N.A. N.A. N.A.	
Register Availability		Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out	Yes N.A. N.A.	
Register Availability		Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out	Yes N.A. N.A. N.A.	
Register Availability		Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out	Yes N.A. N.A. N.A.	
Register Availability		Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In	Yes N.A. N.A. N.A. Yes	
		Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Status	Yes N.A. N.A. N.A. Yes Default Value	
		Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Sleep In Power On Sequence	Yes N.A. N.A. N.A. Yes Default Value 00h	



NOVATEK

(0Ah) GET_POWER_MODE: Read Display Power Mode

Address	0Ah				Access Attribute				R
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	D7	0	0	D4	1	D2	0	0	08h

	- This co	mmand indic	cates the current	status of the dis	splay as d	lescribed in the table below:		
		Bit	Desc	ription		Value		
		D7	Booster Volta	ge Status	"1"=Boo	oster on, "0"=Booster off		
		D6	Reserved		"0" (Not	used)		
		D5	Reserved		"0" (Not	used)		
Description		D4	Sleep In/Out		"1" = Sle	eep Out, "0" = Sleep In		
		D3	Reserved	<u></u>	"1" (Not	used)	_	
		D2	Display On/O	f	"1" = Di:	splay On, "0" = Display Off		
	Ē	D1	Reserved		"0" (Not	used)		
		D0	Reserved		"0" (Not	used)		
Restriction		211			$\widetilde{\mathbb{Z}}$			
	11				<u>)</u>			
	70		Stat	us		Availability		
	nC	Norma	l Mode On, Idle	Mode Off, Sleep	Out	Yes		
Register Availability		Norma	I Mode On, Idle	Mode On, Sleep	Out	N.A.		
		Partial	Mode On, Idle	Node Off, Sleep	Out	N.A.		
		Partial	Mode On, Idle I	Mode On, Sleep	Out	N.A.		
			Sleep	o In		Yes		
		S	tatus			Default Value		
Default Value		Power O	n Sequence			08h		
		S/M	/ Reset			08h		
		H/W	/ Reset			08h		

(0Bh) GET_ADDRESS_MODE: Get the Display Panel Read Order

NØVATEK

Address		OE	Bh		Access Attribute				R
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	D7	D6	0	0	D3	0	0	0	00h

	- Th	is comma	and indicates the current status	of the display	as described in the table below:
		Bit	Description		Value
		D7	Vertical Scan Direction (SD_N	MY) "1"=D	Decrement (MY = 1), "0"=Increment (SD_MY = 0)
		D6	Horizontal Scan Direction (SD_MX)	"1"=D	Decrement (MX = 1), "0"=Increment (SD_MX = 0)
Description		D5	Reserved		"0" (Not used)
Description		D4	Reserved		"0" (Not used)
		D3	RGB/BGR Order		=BGR (register bit RGB of register 0x36 is "1") =RGB (register bit RGB of register 0x36 is "0")
		D2	Reserved		"0" (Not used)
	1	D1	Reserved		"0" (Not used)
		D0	Reserved		"0" (Not used)
Restriction	7-11				
			Status		Availability
		Nori	nal Mode On, Idle Mode Off, SI	eep Out	Yes
Register Availability	N	Nori	mal Mode On, Idle Mode On, SI	eep Out	N.A.
		Par	tial Mode On, Idle Mode Off, Sle	eep Out	N.A.
		Par	tial Mode On, Idle Mode On, Sle	eep Out	N.A.
			Sleep In		Yes
	-				
			Status		Default Value
Default Value		F	Power On Sequence		00h
			S/W Reset		00h
			H/W Reset		00h



(0Dh) GET_DISPLAY_MODE: Read the Current Display Mode

NØVATEK

Address		01	Dh		Access Attribute				R
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	0	0	D5	0	0	D2	D1	D0	00h

	- This c	ommand indicates the current sta	atus of the display	as described in the table below:	
		Bit Description		Value	
		D7 Reserved		"0" (Not used)	
	1	D6 Reserved		"0" (Not used)	
		D5 Inversion On/Off	"0" = Inv	ersion is Off, "1" = Inversion is On	
	l	D4 Reserved		"0" (Not used)	
		D3 Reserved		"0" (Not used)	
Description	P	2:0 Gamma Curve Selection	D2 D1 0 0 0 0 0 1 0 1 O 1	D0Gamma Curves Selection (Based on Register 26h Setting)0Gamma 2.21Reserved0Reserved1Reserved1Reserved1Reserved	
Restriction					
		Status		Availability	
		Normal Mode On, Idle Mode O		Yes	_
Register Availability		Normal Mode On, Idle Mode O		N.A.	_
		Partial Mode On, Idle Mode Of		N.A.	_
		Partial Mode On, Idle Mode Or	n, Sleep Out	N.A.	_
		Sleep In		Yes	
		Status		Default Value	
Default Value		Power On Sequence		00h	
		S/W Reset		00h	
		H/W Reset		00h	

(0Eh) GET_SIGNAL_MODE: Get Display Module Signaling Mode

NGVATEK

Address	0Eh				Access Attribute				R
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	D7	D6	0	0	0	0	0	D0	00h

	- This co	mmand indic	ates the current status of the	e display as d	escribed in the table b	pelow:			
		Bit	Description		V	alue			
		D7	Frame Tearing Effect Lir	ne On/Off	"1" = On,	"0"= Off			
		D6	Tearing Effect Line Outp	out Mode	"1" = Mode B, "0" = Mode /				
		D5	Reserved		"0" (N	ot used)			
Description		D4	Reserved		"0" (N	ot used)			
		D3	Reserved		"0" (N	ot used)			
		D2	Reserved		"0" (N	ot used)			
		D1	Reserved		"0" (N	ot used)			
		Do	Error on DSI	\sim	"1" = Error, "0" = No Error				
	A								
Restriction									
	24 -		Status		Availal	aility			
	26	Normal Mode	e On, Idle Mode Off, Sleep O	Dut	Yes				
la c			e On, Idle Mode On, Sleep O		N.A.				
Register Availability			e On, Idle Mode Off, Sleep C		N.A.				
			e On, Idle Mode On, Sleep C		N.A	۰.			
			Sleep In		Yes				
			•						
			Status		Default Value				
Default Value		P	ower On Sequence		00h				
			S/W Reset		00h				
			H/W Reset		00h				



(0Fh) RDDSDR: Read Display Self-Diagnostic Result

NØVATEK

Address	0Fh				Access Attribute				R
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	D7	D6	0	0	0	0	0	D0	00h

				display self-diag	nostic results a	after Sleep Out. This command i	s		
	de	scribed in Bit	the table below. Description		Val	lue			
	-	D7	Register Loading Detection	See se		er Loading Detection"			
	-	D6	Functionality Detection			tionality Detection"			
		D5	Not Used	"0" (Not used)					
Description		D4	Not Used		"0" (No	ut used)			
	-	D3	Not Used		"0" (No	t used)			
		D2	Not Used		"0" (No	ot used)			
		D1	Not Used		"0" (No	t used)			
	F	DO	Checksums Compare	"1"=Checksur sam	\mathcal{J}	"0"=Checksums are same (Default)			
Restriction		t will be necessary to wait 300ms after there is the last write access on DCS area registers before there ad Bit D0 value.							
			Status			Availability			
	N	Norr	nal Mode On, Idle Mode Off, Sl	eep Out	Yes				
Register Availability		Norr	nal Mode On, Idle Mode On, Sl	eep Out		N.A.			
		Part	tial Mode On, Idle Mode Off, Sl	eep Out		N.A.			
		Part	ial Mode On, Idle Mode On, Sl	eep Out		N.A.			
			Sleep In			Yes			
			Status		Default	Value			
Default Value		P	Power On Sequence		100	h			
	ĺ		S/W Reset		100	h			
			H/W Reset		100	h			



(10h) ENTER_SLEEP_MODE: Enter the Sleep-In Mode

Address	10h					w			
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	No Argument								Sleep-In Mode

Description	- This command initiates the power-down sequence. The is received.	e Sleep In profile will be executed when this command
Restriction	- This command has no effect when the display module	is already in Sleep Mode.
	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register Availability	Normal Mode On, Idle Mode On, Sleep Out	N.A.
	Partial Mode On, Idle Mode Off, Sleep Out	NA
	Partial Mode On, Idle Mode On, Sleep Out	NA NA
	Sleep In	Yes
		50.
	Status	Default Status
Default Value	Power On Sequence	Sleep-In
	S/W Reset	Sleep-In
	H/W Reset	Sleep-In



(11h) EXIT_SLEEP_MODE: Exit the Sleep-In Mode

Address		11	lh			w			
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1		No Argument							Sleep-In Mode

	- This command initiates the power-up seque	ence.
Description	The Sleep Out profile will be executed whe value. It will be necessary to delay 10 ms or	n this command is received. The Sleep Out will re-load register more before sending next command.
Restriction	- This command will not cause any visible e	ffect on the display when the display is not in Sleep Mode.
	Status	Availability
	Normal Mode On, Idle Mode Off, Sle	ep Out Yes
Register Availability	Normal Mode On, Idle Mode On, Sle	ep Out N.A.
	Partial Mode On, Idle Mode Off, Slee	ep Out N.A.
	Partial Mode On, Idle Mode On, Slee	ep Out N.A.
	Sleep In	Yes
	Status	Default Status
Default Value	Power On Sequence	Sleep-In
	S/W Reset	Sleep-In
	H/W Reset	Sleep-In



(20h) EXIT_INVERT_MODE: Display Inversion Off

Address	20h					w			
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	No Argument								Inversion Off

	- This command is used to keep image fro	om host to display and does not change any other status.
	Example:	
Description	HOST D	ATA Display
Restriction	- This command has no effect when the n	nodule is already in inversion off mode.
	Status	Availability
	Normal Mode On, Idle Mode Off,	
Register Availability	Normal Mode On, Idle Mode On,	Sleep Out N.A.
	Partial Mode On, Idle Mode Off,	Sleep Out N.A.
	Partial Mode On, Idle Mode On,	Sleep Out N.A.
	Sleep In	Yes
		165
	Status	Default Status
Default Value		
Default Value	Status	Default Status



NT35532

. ~

Address	Γ_MODE: Display Inversion On 21h		Access Attribute		w		
Parameter	D[7] D[6] D[5] D[4]		D[2] D[1]	D[0]	Default Value		
Parameter 1		Argument			Inversion Of		
		J ¹					
	- This command is used to enter display Ir	version mode, mak	es no change of con	tents of fran	ne memory, and		
	does not change any other status. To e		-		-		
	(20h) should be written.				•		
	Example: HOST DA	АТА	Displa	ay			
Description	TEK A		A				
Restriction	- This command has no effect when the m	odule is already in i	nversion off mode.				
	Status			ability			
	Normal Mode On, Idle Mode Off, S			es			
Register Availability	Normal Mode On, Idle Mode On, S			Α.			
	Partial Mode On, Idle Mode Off, S			Α.			
	Partial Mode On, Idle Mode On, Sleep Out N.A.						
		Sleep Out					
	Partial Mode On, Idle Mode On, S Sleep In	sleep Out		es			
	Sleep In		Ye	es			
	Sleep In Status	Sleep Out	Ye Default Status	es			
Default Value	Sleep In Status Power On Sequence	Sleep Out	Ye Default Status Display Inversion (Off			
Default Value	Sleep In Status	Sleep Out	Ye Default Status	es Off Off			



(26h) GMASET: Gamma Curves Selection

Address	26h				Access Attribute				R/W
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	GC7	GC6	GC5	GC4	GC3	GC2	GC1	GC0	01h

	- This command is used to s	select the desired Gamma	curve for the current display. The curve is selected by
	setting the appropriate bit in	n the parameter as describe	ed in the Table.
	GC[7 : 0]	Parameter	Curve Selected
Description	01h	GC0	Gamma Curve 1 (Gamma 2.2)
	02h	GC1	Reserved
	04h	GC2	Reserved
	08h	GC3	Reserved
	 Values of GC[7 : 0] not sh curve until valid value is red 		alid and will not change the current selected Gamma
Restriction		26h) is changed, user should	not access gamma registers within 20msec because
		500	
	Si	tatus	Availability
	Normal Mode On, Id	lle Mode Off, Sleep Out	Yes
Register Availability	Normal Mode On, Id	lle Mode On, Sleep Out	N.A.
		le Mode Off, Sleep Out	N.A.
	Partial Mode On, Id	le Mode On, Sleep Out	N.A.
	Sle	eep In	Yes
	Status		Default Value
Default Value	Power On Seque	ence	01h
	S/W Reset		01h
	H/W Reset		01h



(28h) SET_DISPLAY_OFF: Display Off

Address		28h				Access	Attribute		w
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1				No Arg	ument				Display Off
Description	disal This c	-	ge is inserted. o change of o	contents o	of frame me he display. E	mory, and do	oes not char	nge any oth y the Displ	er status.
Restriction	- This	command has no	effect when t	he modu	le is already	, in Display ()ff mode		
Resciction					ie is alleady				
			Status				Availa	bility	
		Normal Mode O	n, Idle Mode	Off, Slee	p Out		Ye	es	
Register Availability		Normal Mode Or	n, Idle Mode	On, Slee	p Out		N.	A.	
noglotol / nallability		Partial Mode Or	n, Idle Mode	Off, Sleep	o Out		N.	A.	
		Partial Mode Or	n, Idle Mode	On, Sleep	o Out		N.	A.	
			Sleep In				Ye	es	
		Status	•				ault Status		
		Power On Se					isplay Off		
Default Value									
		S/W Re					isplay Off		
		H/W Re	501			D	isplay Off		



Address		29h		Access A	ttribute		w
Parameter	D[7] D[6]	D[5]	D[4] D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1			No Argument				Display Off
^							
	- This command is	s used to recover fro	m the DISPLAY OF	F mode. Outp	out from the	Frame Mer	mory is enabled
	This command ma	akes no change of c	ontents of frame me	mory, and do	es not chan	ge any oth	er status.
	Example:					n A	
		RAM D)ata	Di	splay		
Description							
·							
					$\Lambda \Lambda$		
	~ 1						
		<u> </u>		<u> </u>			
A F		5 6	N N N	\mathbf{Y}^{-}			
Destriction	 This command b 	has no offect when th			n mada		
Restriction			e module is already	/ In Display O	II IIIOUE		
Restiction		JH D'	e module is already	/ in Display O		bility	
Restriction		Status		/ IN DISPIAY O	Availa		
	Normal M	JH D'	Off, Sleep Out	/ in Display O		S	
Register Availability	Normal M Normal M	Status lode On, Idle Mode O	Off, Sleep Out On, Sleep Out	/ in Display O	Availa Ye	es A.	
	Normal M Normal M Partial M	Status lode On, Idle Mode (lode On, Idle Mode (Off, Sleep Out On, Sleep Out Off, Sleep Out	/ in Display O	Availa Ye N./	4. 4.	
	Normal M Normal M Partial M	Status lode On, Idle Mode O lode On, Idle Mode O ode On, Idle Mode O	Off, Sleep Out On, Sleep Out Off, Sleep Out	/ in Display O	Availa Ye N./	4. 4. 4.	
	Normal M Normal M Partial M	Status lode On, Idle Mode O lode On, Idle Mode O ode On, Idle Mode O ode On, Idle Mode O	Off, Sleep Out On, Sleep Out Off, Sleep Out	/ in Display O	Availa Ye N./ N./	4. 4. 4.	
	Normal M Normal M Partial M	Status lode On, Idle Mode O lode On, Idle Mode O ode On, Idle Mode O ode On, Idle Mode O	Off, Sleep Out On, Sleep Out Off, Sleep Out		Availa Ye N./ N./	4. 4. 4.	
	Normal M Normal M Partial M Partial M	Status Iode On, Idle Mode O Iode On, Idle Mode O Iode On, Idle Mode O Iode On, Idle Mode O Sleep In	Off, Sleep Out On, Sleep Out Off, Sleep Out	Defa	Availa Ye N./ N./ N./ Ye	4. 4. 4.	
Register Availability	Normal M Normal M Partial M Partial M Partial M	Status Iode On, Idle Mode O Iode On, Idle Mode O Iode On, Idle Mode O Iode On, Idle Mode O Sleep In Status	Off, Sleep Out On, Sleep Out Off, Sleep Out	Defa	Availa Ye N./ N./ Ye	4. 4. 4.	



(34h) SET_TEAR_OFF: Tearing Effect Line OFF

Address		34	4h			Access	Attribute		w
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1				No Arg	jument				TE Line Off

Description	- This command is used to turn OFF (Active Low) th	ne output TE trigger message from the display module.
Restriction	- This command has no effect when TE is already 0	DFF.
	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	t Yes
Register Availability	Normal Mode On, Idle Mode On, Sleep Ou	t N.A.
Register Availability	Partial Mode On, Idle Mode Off, Sleep Out	N.A.
	Partial Mode On, Idle Mode On, Sleep Out	N.A.
	Sleep In	Yes
	Status	Default Status
Default Value	Power On Sequence	TE Line Off
	S/W Reset	TE Line Off
	H/W Reset	TE Line Off
	NO	



(35h) SET_TEAR_ON: Tearing Effect Line ON

Address		3	5h			Access	Attribute		R/W
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	TEW3	TEW2	TEW1	TEW0	0	0	TEP	М	00h

	- This command is used to the	urn ON the Tearing Effect	output from the TE signal. This output is not affected by
	changing MADCTR bit ML		
Description	The Tearing Effect Line On H When $M = 0$: The Tearing E Vertical Time Scale When $M = 1$: The Tearing E B Vertical Time Scale	thas one parameter, which	describes the mode of the Tearing Effect Output Line. of V-Blanking information only.
	Register 35h & 44h both def	ine TE Output :	
	R3500h	R4400h/R4500h	
	M	N	TE Output
	0	0	TE high in V-porch region (A)
	1	0	TE high in all V-porch and H-porch region
			(B)
	0	≠ 0	TE high at N-th line (C)
	1	≠ 0	TE high in all V-porch and H-porch region
			(B)
		•	·
	This command is used to tu	rn ON the output TE trigg	er message from display module.
	This output is not affected by	y changing SET_ADDRE	SS_MODE bit ML.
	The Tearing Effect Line On h		




	TEP: Set the pola	rity of FTE signal.			
	0: Active H	igh.			
	1: Active Lo	ow.			
	TEW[3 : 0]: FTE a	active duration selection	า.		
Description		TEW[3:0]	FTE Acti	ve Duration (Unit: Line)	
		0		1	_
		1		2 3	_
		<u> </u>			
		:			
		15		16	
Restriction	- This command h	as no effect when Tear	ing Effect output	is already ON.	
		Status		Availability	
	Normal M	ode On, Idle Mode Off,	Sleep Out	Yes	
Register Availability	Normal M	ode On, Idle Mode On,	Sleep Out	N.A.	
	Partial M	ode On, Idle Mode Off,	Sleep Out	N.A.	
	Partial Mo	ode On, Idle Mode On,	Sleep Out	N.A.	
		Sleep In		Yes	
		Status	Default Va	lue Note:	
Default Value	Power	On Sequence	00h	TEW[3:0]=0	(1 Line)
	S	/W Reset	00h	TEP = 0 (Acti	ve High)
	Н	/W Reset	00h	M = 0(TE high in V-p	orch region (A))



(36h) SET_DIRECTION_MODE: Data Direction Access Control

NOVATEK

Address		36	ŝh			Access	Attribute		R/W
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	SD_MY	SD_MX	0	0	RGB	0	0	0	00h







Restriction	- This command has no effect when Tearing E	Effect output is already	ON.
	Status		Availability
	Normal Mode On, Idle Mode Off,	Sleep Out	Yes
Register Availability	Normal Mode On, Idle Mode On,	Sleep Out	N.A.
	Partial Mode On, Idle Mode Off, S	Sleep Out	N.A.
	Partial Mode On, Idle Mode On,	Sleep Out	N.A.
	Sleep In		Yes
	Status	Default Value	Notes
Default Value	Power On Sequence	00h	MY = 0 (Increase in vertical) MX = 0 (Increase in horizon)
	S/W Reset H/W Reset	00h 00h	RGB = 0 (RGB sequence)
NON	ATEN DISC NO DISC		



(3Ah) SET_PIXEL_FORMAT: Set the Interface Pixel Format

NØVATEK

Address (MIPI	I/F)			3Ah			Ac	cess Attrib	ute	R/W
	D[15 : 8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter	00h	0	0	0	0	0		IFPF [2:0]		07h

	- This co	mmand is used to	o define th	e format of RGB picture	data, which is to be transferred via the MPU Interfac
	The for	rmats are shown i	in the table	:	
	IFPF[2:	0]: Set the pixel for	ormat on N	ICU I/F	2
		IFPF[2 :	0]	MCL	J Interface Color Format
Description			DEC		
		101	5		16-bits / pixel
		110	6	~ 1	18-bits / pixel
		111	7		24-bits / pixel
		Others are n	ot defined.		
Restriction					
	MEL		>		
			Status		Availability
		Normal Mode	On, Idle Mi	ode Off, Sleep Out	Yes
Register Availability	n	Normal Mode	On, Idle Mo	ode On, Sleep Out	Yes
Register Availability					
Avanability		Partial Mode C	On, Idle Mo	ode Off, Sleep Out	Yes
rtegister Availability				ode Off, Sleep Out ode On, Sleep Out	Yes Yes
register Availability				ode On, Sleep Out	
			On, Idle Mo	ode On, Sleep Out	Yes
			On, Idle Mo	ode On, Sleep Out	Yes
		Partial Mode C	On, Idle Mc Sleep Ir	ode On, Sleep Out	Yes Yes
Default Value		Partial Mode (On, Idle Mc Sleep Ir	ode On, Sleep Out n Default Value	Yes Yes VIPF[2 : 0] = 07h (24 bits / pixel (1-time transfer))
		Partial Mode C Status Power On Sequen	On, Idle Mc Sleep Ir	ode On, Sleep Out n Default Value 07h	Yes Yes VIPF[2 : 0] = 07h (24 bits / pixel (1-time



(44h~45h) SET_TEAR_SCANLINE: Set Tear Line

Address	44h				Access Attribute			R/W	
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
44h	0	0	0	0	0		N[10:8]		00h
45h	N [7:0]					00h			

Description	The Tearing Effect Line On has one parameter that describes the Tearing Effect Output Line mode. The Tearing Effect Output line consists of V-Blanking information only. Notes 1: That TEARLINE with N = '0' is equivalent to TEON with M = '0'. Notes 2: The Tearing Effect Output line shall be active low when the display module is in Sleep mode. C V-sync H-sync N Lines Register 35h and 44h both define TE Output :						
	Register	5511 and 4411 501					
	Register	R35h	R44h/45h	TE Output			
	Register						
	Register	R35h	R44h/45h	TE Output TE high in V-porch region (A)			
		R35h M	R44h/45h N				
		R35h M 0	R44h/45h N 0	TE high in V-porch region (A)			
		R35h M 0 1	R44h/45h N 0 0	TE high in V-porch region (A) TE high in all V-porch and H-porch region (B)			





	N[10 :	0]		Function Description			
Description	000	ı		VBP Region			
	0011	ı		2nd Line			
	0021	ı		3rd Line			
	003ł	ı		4th Line			
	:			n			
	77DI	ı	1918th Line				
	77EI	ı		1919th Line			
	77FI	ı	1920th Line				
	<u>.</u>		0				
Destriction	- This command takes affect on the frame following the current frame. Therefore, if the Tear Effect (FTE)						
Restriction	output is already ON, the FTE output shall continue to operate as programmed by the previous SET_TEAR_ON, or SET_TEAR_SCANLINE, command until the end of the frame.						
	SET_TEAR_ON, OFSET_TEAR_SCANLINE, COmmand unit the end of the frame.						
	2	Status		Availability	Availability		
	Normal Mode Or	n, Idle Mod e O	off, Sleep Ou	Yes			
Register Availability	Normal Mode Or	n, Idle Mode O	n, Sleep Ou	t N.A.			
Register Availability	Partial Mode Or	, Idle Mode Oi	ff, Sleep Ou	t N.A.			
la e	Partial Mode Or	, Idle Mode Oi	n, Sleep Ou	N.A.			
0		Sleep In		Yes			
	Status		It Value	Note			
Default Value	Power On Sequence		00h	 (1) N[10:0] = 000h: FTE outputs at 1st line. (2) Tagging effect off and M0 			
	S/W Reset		00h	(2) Tearing effect off and M = '0'.			
	H/W Reset	0	00h				



(46h) RDSCL : Read Scan Line

Address	45h				Access Attribute				R
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	SL15	SL14	SL13	SL12	SL11	SL10	SL9	SL8	N/A
Parameter 2	SL7	SL6	SL5	SL4	SL3	SL2	SL1	SL0	N/A

Description	- This command is used to read scan line data.							
Restriction	-	<i>n</i>						
	Status	Availability						
	Normal Mode On, Idle Mode Off, Sleep Out	Yes						
Pegister Availability	Normal Mode On, Idle Mode On, Sleep Out	N.A.						
Register Availability	Partial Mode On, Idle Mode Off, Sleep Out	NA.						
	Partial Mode On, Idle Mode On, Sleep Out	NA.						
	Sleep In	Yes						
		30.						
n M								
	Status	Default Value						
Default Value								



(4Fh) ENTER_DSTB_MODE: Enter the Deep Standby Mode

Address		41	Fh			Access	Attribute		w
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	0	0	0	0	0	0	0	DSTB	00h

	- This command is used to enter deep standby mode.							
	DSTB = '1': Enter the deep standby mode.							
Description	Note 1: It can't exit deep standby mode when set DSTB from '1' to '0'.							
2000								
	Note 2: User can not write this register in Sleep-Out and Display-On mode.							
	Note 3: To exit deep standby mode, please set RESX pin low pulse more than 3msec							
Restriction								
	Status	Availability						
	Normal Mode On, Idle Mode Off, Sleep Out	Yes						
Register Availability	Normal Mode On, Idle Mode On, Sleep Out	N.A.						
	Partial Mode On, Idle Mode Off, Sleep Out	N.A.						
	Partial Mode On, Idle Mode On; Sleep Out	N.A.						
	Sleep In	Yes						
	Status	Default Value						
Default Value	Power On Sequence	00h						
	S/W Reset	00h						
	H/W Reset	00h						



(51h) WRDISBV: Write Display Brightness

Address		5′	lh			Access	Attribute		w
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0	00h

	-	his command is used to adjust or return	no the brightness	value of #	ha dianlay		
		principle relationship is that 00h value	•			ns the highest	
		ghtness.		oot ongin		ne me mgneet	
		DBV[7:0]	PWM Duty (F	Ratio)	PWM Duty (%)		
		00h	Off		0%		
		01h	2 / 256		0.78125 %		
Description		02h	2h 3/256		1.171875 %		
		03h	4/256	ノ	1.5625 %		
				7			
		FDh	254 / 25	6)	99.21875 %		
	25	FEh	255/25		99.609375 %		
	\mathbb{N}	FFh	1 (Defaul	t)	100 %		
Restriction	<u>v</u>	- ALSU					
Restriction	-						
		Status		Availability			
		Normal Mode On, Idle Mode Off,	Sleep Out	Yes			
Register Availability		Normal Mode On, Idle Mode On,	Sleep Out	N.A.			
		Partial Mode On, Idle Mode Off, S	Sleep Out	N.A.			
		Partial Mode On, Idle Mode On, S	Sleep Out		N.A.		
		Sleep In			Yes		
		Status		Default Value			
Default Value		Power On Sequence			00h		
		S/W Reset			00h		
		H/W Reset			00h		



(52h) RDDISBV: Read Display Brightness

Address		52	2h			Access	Attribute		R
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0	00h

	- This command is used to returns the brightness value	e of the display.					
	In principle relationship is that 00h value means the brightness. Please refer the register "WRDISBV (5100)	lowest brightness and FFh value means the highest h)" for detailed.					
Description	DBV[7 : 0] is "0" (RDDISBV, 52h) when display is in sleep-in mode. DBV[7 : 0] is "0" (RDDISBV, 52h) when bit BCTRL of "Write CTRL Display (5300h)" command is "0".						
	DBV[7:0] is manual set brightness specified with "Write CTRL Display (5300h)" command when bit BCTRL is						
Restriction							
		501					
	Status	Availability					
	Normal Mode On, Idle Mode Off, Sleep Out	Yes					
Register Availability	Normal Mode On, Idle Mode On, Sleep Out	N.A.					
	Partial Mode On, Idle Mode Off, Sleep Out	N.A.					
	Partial Mode On, Idle Mode On, Sleep Out	N.A.					
	Sleep In	Yes					
	Status	Default Value					
Default Value	Power On Sequence	00h					
	S/W Reset	00h					
	H/W Reset	00h					



(53h) WRCTRLD: Write CTRL Display

Address		5	3h			Access	Attribute		w
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	НВМ	[1:0]	BCTRL	0	DD	BL	0	0	00h

	BCTRL	LEDPWPOL	LEDPWM Pin Final State	Backlight Final State				
	0	0	Keep "LOW" (0% PWM Duty) (Default)	OFF				
	1	0	PWM Output (High level is duty)	ON				
	0	1	Keep "HIGH" (0% PWM Duty)	OFF				
	1	1	Inversed PWM Output (Low level is duty)	ON				
	DD: Enable / Dis	able dimming function						
AF		DD	CABC Dimming Function					
	\ L	0	Disabled					
	Enabled (Default)							
Description	BL: Turn On/Off the backlight control without dimming effect.							
		BL	Backlight Control					
Ň	<u>د</u>	0	OFF (Default)					
		1	ON					
	'1') are selected. Dimming function BCTRL: 0 -> 1 of	n is adapted to the b	acklight is turned off without gradual dimming, even rightness registers for display when bit BCTRL is o On/Off.					
		BM[1:0]	LED_BOOST Pin					
		BM[1:0] 0	LED_BOOST Pin HBM mode OFF (Default)					
	HE							
	HE	0	HBM mode OFF (Default)					



Т

ſ

<u>NT35532</u>

	Status	Availability		
	Normal Mode On, Idle Mode Off, Sleep Out	Yes		
Register Availability	Normal Mode On, Idle Mode On, Sleep Out	N.A.		
	Partial Mode On, Idle Mode Off, Sleep Out	N.A.		
	Partial Mode On, Idle Mode On, Sleep Out	N.A.		
	Sleep In	Yes		
	Status	Default Value		
	Power On Sequence	00h		
Default Value	S/W Reset	DOh		
	H/W Reset	00h		

2014/07/04

Version 4.0

With respect to the information represented in this document, NOVATEK makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, and non-infringement, nor assumes any legal liability or responsibility for the accuracy, completeness or usefulness of any such information.



(54h) RDCTRLD: Read CTRL Display

Address		54	4h			Access	Attribute		R
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	НВМ	[1:0]	BCTRL	0	DD	BL	0	0	00h

	- T	his command	d is used to "read"	the setting status of "LEDPWM" pin, dimming func	tion for CABC.				
			-	ess control block with the dimming effect.					
	Ab			please refer to the register "ABC_CTRL02"					
		BCTRL	LEDPWPOL	LEDPWM Pin Final State	Backlight Final State				
		0	0	Keep "LOW" (0% PWM Duty) (Default)	OFF				
		1	0	PWM Output (High level is duty)	ON				
		0	1	Keep "HIGH" (0% PWM Duty)	OFF				
		1	1	Inversed PWM Output (Low level is duty)	ON				
	DE	DD: Enable / Disable dimming function only for CABC.							
		PE	0	Disabled					
				Enabled (Default)					
				AU ^E					
	BL	.: Turn On/Of	f the backlight cor	trol without dimming effect.					
Description	2		BL	Backlight Control					
			0	OFF (Default)					
		•	1	ON					
		hen BL bit ch e selected.	ange from '1' to '0	', backlight is turned off without gradual dimming,	even if dimming-on (DD = '1')				
			on is adapted to	the brightness registers for display when bit BCT	RL is changed at DD=1, e.g.				
	BC	CTRL: 0 -> 1 0	or 1-> 0						
	HE	BM : High Brig	htness Control Bl	ock On/Off.					
			HBM[1:0]	LED_BOOST Pin					
		0	0	HBM mode OFF (Defa	ault)				
		1	0	HBM mode ON					
		0	1	HBM mode ON					
		1	1	HBM mode ON					
] bit change from ss mode for disp	'11' to '00', LED_BOOST pin will be output to ext lay	ernal LED driver IC in the				
Restriction	-								
8									



ſ

NT35532

	Status	Availability		
	Normal Mode On, Idle Mode Off, Sleep Out	Yes		
Register Availability	Normal Mode On, Idle Mode On, Sleep Out	N.A.		
č	Partial Mode On, Idle Mode Off, Sleep Out	N.A.		
	Partial Mode On, Idle Mode On, Sleep Out	N.A.		
	Sleep In	Yes		
	Status	Default Value		
Default Value	Power On Sequence	00h		
	S/W Reset	00h		
	H/W Reset	OQh		

H/W Reset



(55h) WRPWRSAVE: Write Power Save

Address	55h						w		
Parameter	D[7]	D[7] D[6] D[5] D[4]				D[2]	D[1]	D[0]	Default Value
Parameter 1	IMAGE_ENHANCEMENT[3:0]				0	0	CABC_C	OND[1:0]	00h

						eters for image content based adaptive brightness control and image						
					trol functionality.							
				e to use	e 4 different mod	des for conten	t adaptive imag	e functionality, wh	ich are defined on a			
	table	e belov	<i>N</i> .									
				CAE	3C_COND[1 : 0]		Fund	ction				
				0	0		Off (D	efault)				
				0	1		User Interface In	mage (UI-Mode)				
				1	0		Still Picture Ima	age (Still-Mode)				
				1			Moving Image	(Moving-Mode)				
	- The NT35532 provides 4 different Image Enhancement (IE) technologies that include Smart Contrast, Vivid											
	Color, Smart Color and Edge Enhancement. The three sets for IE Low/Medium/High level can be selected by											
						Jser can defin	e each IE level v	value of these four	IE technologies			
	independently in "CMD2 Page2" and											
	these registers in below table can also be programmed in MTP.											
Description	- The N	T3553	2 alec	provid	les three Sunligh	t Readability F	Enhancement (S	RE) levels to enha	unce IE function in			
	 The NT35532 also provides three Sunlight Readability Enhancement (SRE) levels to enhance IE function in outdoor. 											
			evel a	ilso car	n be set independ	dently in "CMD)2 Page 2" Regi	sters and these re	gisters in below table			
		Each SRE level also can be set independently in "CMD2 Page 2" Registers and these registers in below table can also be programmed in MTP.										
	IMAG	GE_EN	HAN	CEM		Smart			Edge			
		ENT	[3:0]		IE Level	Contrast	Vivid Color	Smart Color	Enhancement			
	0	0	0	0			IE OFF					
	1	0	0	0	IE_Low	LEVEL_01	LEVEL01	RATIO_SEL01	COEFF_01			
	1	0	0	1	IE_Medium	LEVEL_02	LEVEL02	RATIO_SEL02	COEFF_02			
	1	0	1	1	IE_High	LEVEL_03	LEVEL03	RATIO_SEL03	COEFF_03			
	0	1	0	0	SRE_Low	LEVEL_01	LEVEL01	RATIO_SEL01	COEFF_01			
	0	1	0	1	SRE_Medium	LEVEL_02	LEVEL02	RATIO_SEL02	COEFF_02			
	0	1	1	0	SRE_High	LEVEL_03	LEVEL03	RATIO_SEL03	COEFF_03			
		Oth	ers				N.A. (Reserv	/ed)				
	<u> </u>											
Restriction	- This	registe	er is sy	nchron	nized with V-sync	by internal cir	cuit.					



	Status	Availability		
	Normal Mode On, Idle Mode Off, Sleep Out	Yes		
Register Availability	Normal Mode On, Idle Mode On, Sleep Out	N.A.		
	Partial Mode On, Idle Mode Off, Sleep Out	N.A.		
	Partial Mode On, Idle Mode On, Sleep Out	N.A.		
	Sleep In	Yes		
	Status	Default Value		
Default Value	Power On Sequence	00h		
	S/W Reset	ooh		
	H/W Reset	00h		

JATEK UUIVI " ATEK UUIVI " ATA DISCLO



(56h) RDPWRSAVE: Read Power Save

Address		50	Sh			R			
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	IMAGE_ENHANCEMENT[3:0]				0	0	CABC_C	OND[1:0]	00h

		- This co	mmand	is used to	o "read"	the CABC operation	tion mode	e and	image enhai	nced level.		
		- There i	s possib	le to use	4 differe	nt modes for con	tent adap	otive i	mage functio	nality, which are d	efined on a tabl	
		below.									n	
				CA	BC_CO	ND[1:0]			Function		\mathbb{N}	
				0		0			Off (Defaul	t)		
				0		1	1 User Interface Image (UI-Mode)					
			1			0						
				1		1	М	oving	Image (Mov	ing-Mode)		
	-	Image E	nhancer	nent (IE)	and Su	nlight Readability	Enhance	ement	(SRE) level:	s are read by	_	
		IMAGE_	ENHAN	CEMENT	「 [3:0] as	below table.	6			J.		
Description		IMAGE	_ENHA		NT[3:0]	IE Level	Sma Contr		Vivid Color	Smart Color	Edge Enhancemer	
		0	0	0	0		<u>-</u>		IE OFF			
		1	0	0	0	IE_Low	LEVEL	01	LEVEL01	RATIO_SEL01	COEFF_01	
		7	0	0	14	IE_Medium	LEVEL	_02	LEVEL02	RATIO_SEL02	COEFF_02	
	N	Ţ		1	1	IE_High	LEVEL	03	LEVEL03	RATIO_SEL03	COEFF_03	
		0	1	0	0	SRE_Low	LEVEL	01	LEVEL01	RATIO_SEL01	COEFF_01	
	0	1	0	1	SRE_Medium	LEVEL	_02	LEVEL02	RATIO_SEL02	COEFF_02		
		0	1 1 0		SRE_High	LEVEL	_03	LEVEL03	RATIO_SEL03	COEFF_03		
			Oth	ners					N.A. (Reser	ved)		
Restriction		-										
					Statu	5				Availability		
			Normal	Mode O	n, Idle N	lode Off, Sleep O	ut			Yes		
Register Availability			Normal	Mode O	n, Idle N	lode On, Sleep O	ut			N.A.		
			Partial	Mode Or	n, Idle M	ode Off, Sleep O	ut			N.A.		
			Partial	Mode Or	n, Idle M	ode On, Sleep O	ut			N.A.		
					Sleep	n				Yes		
					Statu	IS		Default Value				
Default Value		ſ		Pow	er On S	equence		00h				
					S/W Re	eset				00h		
					H/W Re	eset				00h		
014/07/04	<u> </u>					190					Version 4.0	

With respect to the information represented in this document, NOVATEK makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, and non-infringement, nor assumes any legal liability or responsibility for the accuracy, completeness or usefulness of any such information.



(5Eh) WRCABCMB: Write CABC Minimum Brightness

Address		58	Eh			w			
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1		СМВ[7:0]							00h

Description	 This command is used to set the minimum brightness value of the display for CABC function. 00h value means the lowest brightness for CABC and FFh value means the highest brightness for CABC. 								
Restriction	-								
	Status	Availability							
	Normal Mode On, Idle Mode Off,	Sleep Out Yes							
Register Availability	Normal Mode On, Idle Mode On,	Sleep Out N.A.							
	Partial Mode On, Idle Mode Off, S	Sleep Out N.A.							
	Partial Mode On, Idle Mode On, S	Sleep Out N.A.							
	Sleep In	Yes							
	Status	Default Value							
Default Value	Power On Sequence	00h							
Gonani Value	S/W Reset	00h							
	H/W Reset	00h							



(5Fh) RDCABCMB: Read CABC Minimum Brightness

Address	5Fh					R			
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	СМВ[7:0]						00h		

	- This command is used to "read" the minimum brightness value of the display for CABC function. 00h value means the lowest brightness for CABC and FFh value means the highest brightness for CABC.								
Description									
Restriction	-								
		ngr II la la							
	Status	Availability							
	Normal Mode On, Idle Mode Off,	Sleep Out Yes							
Register Availability	Normal Mode On, Idle Mode On,	Sleep Out N-A.							
	Partial Mode On, Idle Mode Off,	Sleep Out N.A.							
	Partial Mode On, Idle Mode On,	Sleep Out N.A.							
	Sleep In	Yes							
nA									
	Status	Default Value							
Default Value	Power On Sequence	00h							
belault value	S/W Reset	00h							
	H/W Reset	00h							



(A1h) RDDDBS: Read DDB Start

Address		A	lh				R			
Parameter	D[7]	D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0]								
Parameter 1		SID[7 : 0]								
Parameter 2		SID[15 : 8]								
Parameter 3		MID[7 : 0]								
Parameter 4		MID[15 : 8]								
Parameter 5		RID[7 : 0]								
Parameter 6		RID[15 : 8]								
Parameter 7		FFh								

Description	 This command returns supplier identification and display Note: This information is "not" the same what "Read II (DC00h)" commands are returning. Note: Parameter 7 is an "Exit Code", this means that there This read sequence can be interrupted by any command (A800h)" command when the first parameter, what has bee sent e.g. RDDDBS => 1st parameter has been sent => 2nd => 3rd parameter of the RDDDBS has been sent. Note: SID[15 : 0]: MIPI member ID number MID[15 : 0]: Module ID RID[15 : 0]: Revision ID 	D1 (DA00h)", "Read ID2 (DB00h)" and "Read ID3 e is no more data in the DDB block. d and it can be continued by "Read DDB Continue en transferred, is the parameter, which has not been
Restriction	-	
	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register Availability	Normal Mode On, Idle Mode On, Sleep Out	N.A.
	Partial Mode On, Idle Mode Off, Sleep Out	N.A.
		N.A.
	Partial Mode On, Idle Mode On, Sleep Out	N.A.



Parameter 1~6:

Parameter 7:

Status	Default Value
Power On Sequence	N/A
S/W Reset	N/A
H/W Reset	N/A

Default Value

Default Value
FFh
FFh
FFh

2014/07/04





(A8h) RDDDBC: Read DDB Continue

Address		A	8h				R						
Parameter	D[7]	D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0]							Default Value				
Parameter 1		SID[7 : 0]											
Parameter 2		SID[15 : 8]											
Parameter 3		MID[7 : 0]											
Parameter 4		MID[15 : 8]											
Parameter 5				RID[7 : 0]				N/A				
Parameter 6		RID[15 : 8]							N/A				
Parameter 7		FFh							FFh				
					aF								

Description	(R Ot Not	DDDBC) command to define the read herwise, data read with a read_DDB_ te: (1) Parameter 7 is an "Exit Code", to (2) for use example: Step 1. HW Reset. Step 2: write 0x11, set sleep out mo Step 3: set max. return packet size	here is no more data in the DDB block. , SID[15:8], MID[7:0], MID[15:8], RID[7:0] xFF)	
	\mathbb{N}	Status		Availability
		Normal Mode On, Idle Mode Off,	Sleep Out	Yes
		Normal Mode On, Idle Mode On,		N.A.
Register Availability		Partial Mode On, Idle Mode Off,		
		Partial Mode On, Idle Mode On,	-	N.A.
		Sleep In		Yes
	Pa	rameter 1~6:		
		Status		Default Value
		Power On Sequence		N/A
		S/W Reset		N/A
		H/W Reset		N/A
Default Value	Pa	rameter 7:	_	
		Status		Default Value
		Power On Sequence		FFh
		S/W Reset		FFh
		H/W Reset		FFh

2014/07/04

With respect to the information represented in this document, NOVATEK makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, and non-infringement, nor assumes any legal liability or responsibility for the accuracy, completeness or usefulness of any such information.



(AAh) RDFCS: Read First Checksum

Address	Address AAh Access Attribute					R			
Parameter	D[7] D[6] D[5] D[4]				D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	FCS7	FCS6	FCS5	FCS4	FCS3	FCS2	FCS1	FCS0	00h

Description	- This commar	nd returns the first checksum what has	been calculated from System function registers and t	he				
Description	frame memor	y after the write access to those registe	ers and/or frame memory has been done.					
	(1) It will be ne	ecessary to wait 150 ms after there is t	he last write access on System function registers before	ore				
Restriction	there can re	ead this checksum value.						
		Status	Availability					
	Norma	I Mode On, Idle Mode Off, Sleep Out	Yes					
Register Availability	Norma	I Mode On, Idle Mode On, Sleep Out	N.A.					
	Partial Mode On, Idle Mode Off, Sleep Out N.A.							
	Partial Mode On, Idle Mode On, Sleep Out N.A.							
F	Sleep In Yes							
		Status	Default Value					
Default Value	$n \bigcap n$	Power On Sequence	00h					
12 6		S/W Reset	00h					
		H/W Reset	00h					
	-							



(ABh) MIPI Error Report


Address	Address ABh Access Attribute					R			
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	AWER15	AWER14	AWER13	AWER12	AWER11	AWER10	AWER9	AWER8	NA
Parameter 2	AWER7	AWER6	AWER5	AWER4	AWER3	AWER2	AWER1	AWER0	NA

	- Peripheral sou	rced MIPI error report for software debu	ug in development stage.						
Description			(with 2 parameters) for error report readout besides of						
	DSI packet type	e 02h							
Restriction									
		Status	Availability						
	Normal	I Mode On, Idle Mode Off, Sleep Out	Yes						
Register Availability	Register Availability Norma	Mode On, Idle Mode On, Sleep Out	NA.						
	Partial	Mode On, Idle Mode Off; Sleep Out N.A.							
	Partial	al Mode On, Idle Mode On, Sleep Out N.A.							
		Sleep In	Yes						
		alsub							
		Status	Default Value						
Default Value		Power On Sequence	NA						
-		S/W Reset	NA						
	V	H/W Reset	NA						
		*							



(ACh) DCS long write payload counter


Address	Address ACh Access Att				Attribute		R		
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	LPa15	LPa14	LPa13	LPa12	LPa11	LPa10	LPa9	LPa8	NA
Parameter 2	LPa7	LPa6	LPa5	LPa4	LPa3	LPa2	LPa1	LPa0	NA





(AEh) STB EDGE POSITION

Address	AEh				Address AEh Access Attribute						R/W
Parameter	D[7] D[6] D[5] D[4]				D[3]	D[2]	D[1]	D[0]	Default Value		
Parameter 1		STB_EDGE_SEL[7:0]						00h			



2014/07/04



	Status	Availability
Register Availability		
		2
Default Value	Status Power On Sequence	Default Value 00h
	S/W Reset	00h
	H/W Reset	00h
	REK CU	OSUME
NOVP	NODISU	
	V	



(AFh) RDCCS: Read Continue Checksum

Address	Address AFh Access Attribute					R			
Parameter	D[7] D[6] D[5] D[4]				D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	CCS7	CCS6	CCS5	CCS4	CCS3	CCS2	CCS1	CCS0	00h

	- This comm	nand returns the continue checksum	what has been calculated continuously after the first						
Description	checksum	has calculated from System function r	registers and the frame memory after the write access to						
	those regis	sters and/or frame memory has been do	one.						
Restriction	、 <i>,</i>	(1) It will be necessary to wait 300 ms after there is the last write access on System function registers before there can read this checksum value in the first time.							
		Status	Availability						
	Norm	nal Mode On, Idle Mode Off, Sleep Out	Yes						
Register Availability	Norm	nal Mode On, Idle Mode On, Sleep Out	NA						
	Parti	al Mode On, Idle Mode Off, Sleep Out	N.A.						
	Parti	al Mode On, Idle Mode On, Sleep Out	N.A.						
		Sleep In	Yes						
	20 -	alsub							
		Status	Default Value						
Default Value	$\mathcal{M}(\mathcal{M})$	Power On Sequence	00h						
		S/W Reset	00h						
	V -	H/W Reset	00h						
	[



(BAh) SET_MIPI_LANE and DSI MODE SELECTION

Address		BA	Nh				R/W		
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	MIPI_ECC	MIPI_CRC			0	0		NE[1:0]	03h
Faraineter 1	_DISABLE	_DISABLE	DSI_MO	06[1.0]	U	0	DSI_LA	uv⊏[1.0]	USN

	- MIPI data lane number selection.	
	DSI_LANE[1:0]	Function Description
	00	Reserved
	01	MIPI DSI with 2 lanes
	10	MIPI DSI with 3 lanes
	11	MIPI DSI with 4 lanes
	- MIPI DSI mode selection	NERDE
	DSI_MODE[1:	
	00	MIPI Video mode
	01	Reserved
Description		Reserved
Description		Reserved
	MIPLOSI ECC error report detection	
	MIPI_ECC_DI	
	0	Enable
	1	Disable
		Disable
	- MIPI DSI CRC error report detec	tion Enable/Disable function.
	MIPI_CRC_DI	SABLE Function Description
	0	Enable
	1	Disable
Restriction	-	




		-					
	Status		Availability				
	Normal Mode On, Idle Mode Off,	Sleep Out	Yes				
Register Availability	Normal Mode On, Idle Mode On,	Sleep Out	N.A.				
Register Availability	Partial Mode On, Idle Mode Off,	Sleep Out	N.A.				
	Partial Mode On, Idle Mode On,	al Mode On, Idle Mode On, Sleep Out N.A.					
	Sleep In	Yes					
			1				
	Status		Default Value				
	Power On Sequence	Power On Sequence					
Default Value	S/W Reset		N.A.				
	H/W Reset	03h					
			M				
I							
			30"				
		\mathbb{V}					
	asu						
N.							



(D2h~D7h) RGBMIPICTRL: RGB-MIPI-Video-Mode Signal Control

3Bh Access Attribute					R/W			
D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
0	CRCM	0	0	DP	EP	HSP	VSP	03h
VBP [7:0]							10h	
VFP [7:0]							10h	
	HBP [7:0]							04h
HFP [7:0]						04h		
0	0	0	0	0	0	HBP[8]	HFP[8]	00h
	0	D[7] D[6] 0 CRCM	D[7] D[6] D[5] 0 CRCM 0	D[7] D[6] D[5] D[4] 0 CRCM 0 0 0 CRCM 5 VBP VBP VFP VFP VFP VEN VEN VFP VFP	D[7] D[6] D[5] D[4] D[3] 0 CRCM 0 DP VBP [7:0] VFP [7:0] HBP [7:0] HFP [7:0]	D[7] D[6] D[5] D[4] D[3] D[2] 0 CRCM 0 DP EP VBP [7:0] VFP [7:0] HBP [7:0] HFP [7:0]	D[7] D[6] D[5] D[4] D[3] D[2] D[1] 0 CRCM 0 0 DP EP HSP VBP [7:0] VFP [7:0] HBP [7:0] HFP [7:0]	D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0] 0 CRCM 0 0 DP EP HSP VSP VBP [7:0] VFP [7:0] HBP [7:0] HFP [7:0]



2014/07/04

With respect to the information represented in this document, NOVATEK makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, and non-infringement, nor assumes any legal liability or responsibility for the accuracy, completeness or usefulness of any such information.



D	P / EP / HSP / VSP: Cloo	ck polarity set for RGB Interfa	ace					
	Symbol	Name	Clock Polarity Set For RGB Interface					
	DP	PCLK Polarity Set	'0' = Data fetched at the rising edge'1' = Data fetched at the falling edge					
	EP DE Polarity Set '0' = High enable for RGB interface '1' = Low enable for RGB interface							
	HSP	Hsync Polarity Set	'0' = High level sync clock '1' = Low level sync clock					
	VSP Vsync Polarity Set '0' = High level sync clock '1' = Low level sync clock							
Description H	ertical back and front por lorizontal back and front VBP[7 : 0]: Number of lin VFP[7 : 0]: Number of lin HBP[8 : 0]: Number of pi	BP[8 : 0] and HFP[8 : 0]: The setting are used for MIPI borch setting are used for RC mes for the back porch of VSY sels for the front porch of VSY xels for the back porch of HS xels for the front porch of HS	NC. SYNC.					



	VBP[7:0]	Back Porch Line Number	VFP[7:0]	Front Porch Line Number	HBP[8 : 0]	Back Porch Pixel clocks	HFP[8 : 0]	Front Porch Pixel Clocks
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
	:	:	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
	:	:	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
	02d	2	04d	4	04d	4	04d	4
Description	03d	3	05d	5	05d	5	05d	5
2.000.1010	:	:	:	:	:	:	:	:
	:	(STEP 1)	:	(STEP 1)	:	(STEP 1)	:	(STEP 1)
	:	:	:	:	:	:	:	:
	125d	125	125d	125	509d	509	509d	509
	126d	126	126d	126	510d	510	510d	510
	127d	127	127d	127	511d	511	511d	511
NOVA	CMD	(BP and VFP s 1, D3h (VBP) = 1, D4h (VFP) = deo mode I/F, 1	CMD2_P4, 9	92h (BP) 1h (FP)			onstraint as	below.
Restriction		Lane numb	ers	HBP (pixel clock)			HFP	
		1 Lane		> 4		> 0.65us		
		2 Lanes		> 8	1	> 0.65us		
		3 Lanes		> 12	2	> 0.65us		
		4 Lanes		> 16	6	>	0.65us	
		S	Status			Availa	bility	
	Norr	mal Mode On, I	dle Mode Off,	Sleep Out		Ye	s	
Register Availability	Norr	mal Mode On, I	dle Mode On,	Sleep Out		N./	Α.	
Register Availability	Part	tial Mode On, Io	dle Mode Off,	Sleep Out		N./	Α.	
	Part	tial Mode On, Io	dle Mode On,	Sleep Out		N./	Α.	
		S	leep In			Ye	s	



D2h:

Status	Default Value	Note
Power On Sequence	03h	CRCM = '0' (RGB Mode 1)
H/W Reset	03h	DP = '0', EP = '0', HSP = '1' (Low Level),
S/W Reset	03h	VSP = '1' (Low Level)

Default Value

	Statuo		Defaul	t Value	
	Status	VBP	VFP	НВР	HFP
Γ	Power On Sequence	10h	10h	04h	04h
	H/W Reset	10h	10h	04h	04h
	S/W Reset	10h	10h	04h	04h

2014/07/04



(D9h) EXCK_CTRL: Display Clock Source Control

Address	F8h				Access Attribute				R/W
Parameter	D[7]	D[7] D[6] D[5] D[4]				D[2]	D[1]	D[0]	Default Value
D9h	0	EXTOSCDIV [2:0]			0	0	EXTOSC_SEL [1:0]		00h

		EXTOSC_SEL [1:0]	Display Clock Source
		00b	Internal OSC
		01b	MIPI CLK input
		10b	External CLK input
		11b	Reserved
	EXTOSCOIV [2	: 0] : External Clock Source frequ	uency division (N)
		EXTOSCDIV [2:0]	EXTOSCDIV [2:0]
		000b	1
		001b	2
		010b	3
		011b	4
		100b	5
Description		101b	6
Description		110b	7
		111b	8
"EXTOS NT35532 1. For ext <i>Note:</i> <i>If Display</i>	"EXTOSC_SE NT35532 can a 1. For external of Note: If Display clock of	L [1 : 0]". ccept the external oscillator freque oscillator frequency, the range is	clock reference, user must set external clock sourc ency and MIPI clock bit rate for display clock reference. s from 9MHz to 40MHz, from N=1 to N=4. MHz~40MHz), user only can choice division (N) from N= round 14MHz~15MHz.

2014/07/04

With respect to the information represented in this document, NOVATEK makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, and non-infringement, nor assumes any legal liability or responsibility for the accuracy, completeness or usefulness of any such information.



	2. For M	AIPI clock bit rate, the range is f	rom 500Mbps to 1Gbps in	the below table.		
		MIPI clock bit rate	EXTOS	CDIV [2:0]		
		500 ~ 599 Mbps		4		
		600 ~ 699 Mbps		5		
		700 ~ 799 Mbps		6		
		800 ~ 899 Mbps		7		
		900 ~ 999Mbps		8		
		1Gbps		8		
	2. I	Display reference clock is fixed ard If Display clock source refers to M keep Display reference clock arou	I <mark>PI Clock</mark> , user can choice d nd 14MHz~15MHz.	xternal clock source. ivision (N) from N=1 to N=8 , but ple inuous clock mode not to return LP-		
Restriction	P-					
	2 -	Status		Availability		
	nC	Normal Mode On, Idle Mode Off, S	Sleep Out	N.A.		
Register Availability		Normal Mode On, Idle Mode On, S	Sleep Out	N.A.		
	10	Partial Mode On, Idle Mode Off, S	Sleep Out	N.A.		
		Partial Mode On, Idle Mode On, S	Sleep Out	N.A.		
		Sleep In		Yes		
		Status -	Def	ault Value		
		olaids	EXTOSCDIV [2:0]	EXTOSC_SEL [1:0]		
Default Value		Power On Sequence	00h	00h		
Default Value		Power On Sequence S/W Reset	00h 00h	00h 00h		

NT35532



(DAh) RDID1: Read ID1

Address	DAh				Access Attribute				R
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	N/A

Description	- This read byte identifies the display module's manufactu	rer.							
Restriction	-								
	Status	Availability							
	Normal Mode On, Idle Mode Off, Sleep Out	Yes							
Register Availability	Normal Mode On, Idle Mode On, Sleep Out	Normal Mode On, Idle Mode On, Sleep Out							
	Partial Mode On, Idle Mode Off, Sleep Out N.A.								
	Partial Mode On, Idle Mode On, Sleep Out	N.A.							
	Sleep In	Yes							
		2 Mar							
	Status	Default Value							
Default Value	Power On Sequence	N/A							
	S/W Reset	N/A							
	H/W Reset	N/A							



(DBh) RDID2: Read ID2

Address	DBh				Access Attribute				R
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	1	ID26	ID25	ID24	ID23	ID22	ID21	ID20	N/A

	- This read byte is used to track the display n	nodule/driver version.
	It is defined by display supplier and chan	ges each time a revision is made to the display, material or
	construction specifications. See Table:	
Description	ID Byte Value	Version Changes
	80h	
	81h	
	82h	
Restriction		Ju a ABAE
		C
	Status	Availability
	Normal Mode On, Idle Mode Off, Sle	ep Out Yes
Register Availability	Normal Mode On, Idle Mode On, Sle	ep Out N.A.
	Partial Mode On, Idle Mode Off, Slee	ep Out N.A.
	Partial Mode On, Idle Mode On, Slee	ep Out N.A.
	Sleep In	Yes
	Status	Default Value
Default Value	Power On Sequence	N/A
	S/W Reset	N/A
	H/W Reset	N/A
1		



(DCh) RDID3: Read ID3

Address		D	Ch			Access	Attribute		R
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	N/A

Description	- This read byte identifies the display module / driver.	
Restriction	-	
	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register Availability	Normal Mode On, Idle Mode On, Sleep Out	NA.
	Partial Mode On, Idle Mode Off, Sleep Out	N.A.
	Partial Mode On, Idle Mode On, Sleep Out	NA
	Sleep In	Yes
		CINUS
	Status	Default Value
Default Value	Power On Sequence	N/A
	S/W Reset	N/A
	H/W-Reset	N/A
	NO	



(E1h) IDLEMODE_BL_Control: Write IDLEMODE_BL_Control

Address		E1	1h			Access	Attribute		w
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	0	0	0	0	0		IDLE_ON_ SIGNAL_E N	_	00h

on will be
o handset splay BC
le
controlled
fined by
N

2014/07/04

With respect to the information represented in this document, NOVATEK makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, and non-infringement, nor assumes any legal liability or responsibility for the accuracy, completeness or usefulness of any such information.



Restriction	-				
		Status	Availability		
	Norma	I Mode On, Idle Mode Off, Sleep Out	Yes		
Register Availability	Norma	I Mode On, Idle Mode On, Sleep Out	N.A.		
	Partia	I Mode On, Idle Mode Off, Sleep Out	N.A.		
	Partia	I Mode On, Idle Mode On, Sleep Out	N.A.		
		Sleep In	Yes		
		Status	Default Value		
Default Value		Power On Sequence	600		
		S/W Reset	N.A.		
		H/W-Reset 00h			
			SURE		



(E2h) IDLEMODE_BL_Control: Read IDLEMODE_BL_Control

Address		E1	lh			Access	Attribute		R
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	0	0	0	0	0		IDLE_ON_ SIGNAL_E N	IDLE_MOD E_BL_EN	00h

- The content of the register IDLEMODE_BL_control will define the functionality of the transmissive LCD display backlight
behavior in idle mode which is enabled by command IDMON (39h). In this mode, the backlight power consumption will be reduced with several methods.
IDLE_ON_SIGNAL_EN: This bits controls the HW signal called IDLE_ON , which is wired from display to handset backlight drive. This bits can be used to dim handset backlight DC drive current in the idle mode. Note that display BC
output will be still controllable by the register Write Display Brightness.
IDLE_ON_SIGNAL_EN Function 0 output signal IDLE_ON is disabled and set to GND
Dutput signal IDLE_ON is enabled and set to logical high when idle mode is entered. (Logical high means VDDI).
The idle on signal should toggle state upon falling edge of the BC signal.
IDLE_MODE_BL_EN:
0 = Entering idle mode using command IDMON has no effect to display backlight behavior. Backlight control is controlled
by Write Display Brightness (51h) and Write CTRL Display (53h) registers.
1 = Entering the idle mode will cause display to enter into idle mode specific backlight state defined by
IDLE_ON_SIGNAL_EN bit.
IDLE_MODE_BL_EN
IDLEONPOL

2014/07/04

With respect to the information represented in this document, NOVATEK makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, and non-infringement, nor assumes any legal liability or responsibility for the accuracy, completeness or usefulness of any such information.



Restriction	-			
	Status	Availability		
	Normal Mode On, Idle Mode Off, Sleep Out	Yes		
Register Availability	Normal Mode On, Idle Mode On, Sleep Out	N.A.		
	Partial Mode On, Idle Mode Off, Sleep Out	N.A.		
	Partial Mode On, Idle Mode On, Sleep Out	N.A.		
	Sleep In	Yes		
	Status	Default Value		
Default Value	Power On Sequence	OOh		
	S/W Reset	N.A.		
	H/W-Reset	OOh		
		SURE		



(F3h) MULTIIF: Multi-Interface Function

Address	F3h				Access Attribute				R/W
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	IM_IF_SE L	0	0	0	SECOND_I	F_SEL[1:0]	0	MULTIIF_ EN	80h

	IM_IF_SEL : To	o decide the main I	F to access reg	gister. This bit i	s available wh	en IM[2:0] = 00	00b / 010l				
	0	11b.									
		IM_IF_SEL			Function						
		0		MIPI VIDEO	MODE + MIPI A	CCESS	2				
		Ū		REGISTER							
		1		MIPI VIDEO MO or SPI) A	DE + SECOND CCESS REGIS						
	MULTIIF_EN ;	MULTIIF_EN : Enable or Disable multi-interface function by register. It's only available when HW pit									
		IM[2:0]=110b.	C	1GII							
Description		MULTIIF_E	N		Function						
		0		Only MIPI I/F							
				Multi-IF Enable							
		SECOND_IF_SEL[1:0]: To select the main Interface to access register when MULTIIF_EN=1. It is only									
	SECOND_IF_S				-						
		Primary I/F			:0]=110b. MIPI VIDEO mode is always available. Secondary I/F						
		M[2:0] = 110b	SECOND_IF_SEL[1:0]								
			00b	01b	10b	11b					
		MIPI	00b 12C	01b 9-bit SPI	10b 8-bit SPI	11b N.A.					
Restriction	- Do Not suppo	MIPI	I2C	9-bit SPI	8-bit SPI	N.A.					
Restriction	- Do Not suppo		I2C	9-bit SPI	8-bit SPI	N.A.					
Restriction	- Do Not suppo		I2C	9-bit SPI	8-bit SPI	N.A.					
Restriction		ort two I/F access reg	I2C	9-bit SPI	8-bit SPI -IF function ena	N.A. ble.					
Restriction Register Availability	Normal	ort two I/F access reg Status	I2C ister simultaneo e Off, Sleep Out	9-bit SPI	8-bit SPI -IF function ena Availa	N.A. ble. bility s					
	Normal Normal	ort two I/F access reg Status I Mode On, Idle Mode	I2C iister simultaneo e Off, Sleep Out e On, Sleep Out	9-bit SPI	8-bit SPI -IF function ena Availa Ye	N.A. ble. bility s A.					
	Normal Normal Partial	ort two I/F access reg Status I Mode On, Idle Mode I Mode On, Idle Mode	I2C ister simultaneo e Off, Sleep Out e On, Sleep Out e Off, Sleep Out	9-bit SPI	8-bit SPI -IF function ena Availat Ye N.A	N.A. ble. bility s A.					



Ι

Г



	Status	Default Value		
Default Value	Power On Sequence	80h		
	S/W Reset	N.A.		
	H/W Reset	80h		

NEK CLOSURE



(F4h) Novatek ID: Read Novatek ID

Address	F4h				Access Attribute				R
Parameter	D[7] D[6] D[5] D[4]				D[3] D[2] D[1] D[0]				Default Value
Parameter 1	0	0	1	1	0	0	1	0	32h

Description	- This read byte identifies the Novatek ID code.						
Restriction	-						
	Status	Availability					
	Normal Mode On, Idle Mode Off, Sleep Out	Yes					
Register Availability	Normal Mode On, Idle Mode On, Sleep Out	NA.					
	Partial Mode On, Idle Mode Off, Sleep Out N.A.						
	Partial Mode On, Idle Mode On, Sleep Out N.A.						
	Sleep In	Yes					
	Status	Default Value					
Default Value	Power On Sequence	32h					
	S/W Reset	32h					
7	H/W Reset	32h					
	No -						



(F5h) IF_TEST: INTERFACE TEST

Address	F5h				Access Attribute				R/W
Parameter	D[7]	D[7] D[6] D[5] D[4]				D[2]	D[1]	D[0]	Default Value
Parameter 1		IF_TEST[7:0]							00h

Description	- This byte is used for interface test.						
Restriction	-						
	Status		Availability				
	Normal Mode On, Idle Mode Off,	Sleep Out	Yes				
Register Availability	Normal Mode On, Idle Mode On,	Normal Mode On, Idle Mode On, Sleep Out					
	Partial Mode On, Idle Mode Off, S	Partial Mode On, Idle Mode Off, Sleep Out N.A.					
	Partial Mode On, Idle Mode On,	Partial Mode On, Idle Mode On, Sleep Out					
	Sleep In	Sleep In					
			1 June				
	Status	Default Value					
		IF_TEST[7]	IF_TEST[6:0]				
Default Value	Power On Sequence	00h	00h				
	S/W Reset	00h	No. offect				
	H/W Reset	00h	No effect				



(F6h~F7h) EXCK_CTRL: Display Clock Source Control

Address	F8h						R/W		
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
F6h	EXCK_FREQ[11:8]				0	0	0	EN_EXCK	50h
F7h	EXCK_FREQ[7:0]						78h		

	- EN_EXCK: Display Clock Source selection	on.								
	EN_EXCK	Display Clo	ck Source							
	0	Display refer to In	ternal Oscillator							
	1	Display refer to	External Clock							
Description	• EXCK_FREQ[11:0] : When using external clock source for display reference, user must set external oscillator frequency in " EXCK_FREQ[11:0] ". NT35532 can accept the external oscillator frequency range from 9MHz to 40MHz and frequency accuracy can be accepted to 2-digit decimal point. The formula is as below: $EXCK_FREQ[11:0] = 100 * f(MHz)$, "f* is external oscillator frequency in unit "MHz" Example 1: If external oscillator frequency is 20MHz : $EXCK_FREQ[11:0] = 100 * 20 = 2000(Decimal) = 7D0(Hex)$ Example 2: If external oscillator frequency is 14.14MHz : $EXCK_FREQ[11:0] = 100 * 14.14 = 1414(Decimal) = 586(Hex)$ Note: If external oscillator frequency is 14.145, user must use 14.14MHz or 14.15MHz to fill this register.									
Restriction	-									
	Chathar		Availability							
	Status	Sleep Out	Availability							
	Normal Mode On, Idle Mode Off, Normal Mode On, Idle Mode On,		N.A. N.A.							
Register Availability	Partial Mode On, Idle Mode Off,	-	N.A.							
	Partial Mode On, Idle Mode On,	-	N.A.							
	Sleep In		Yes							
		Dofe	It Value							
	Status	EXCK_EXCK	EXCK_FREQ[11:0]							
Default Value	Power On Sequence	00h	578h							
	S/W Reset	00h	578h							
	H/W Reset	00h								
			00h 578h							

2014/07/04



(F8h) I2C_SLAVE_ADDR: I2C Slave Address

Address	F9h				Access Attribute				R/W
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	0		I2C_SLAVE_ADDR[6:0]						

r					
	-Set the slave add	dress of I2C interface.			
	- Default slave ad	ddress is 00h, and this slave add	ress always can access register whether this register have		
Description	been filled anoth	ner slave address or not. It means	s that user can use the slave address that you fill into this		
	register to acces	s registers or uses global slave a	ddress 00h to access registers.		
	- NT35532 does n	not support "general call address"	function.		
Restriction	- In end-custom	er terminal (system platform), it ca	an Not send "hardware general call" function of standard I2C		
	SPEC. This funct	tion will lead NT35532 work abno	rmally.		
		Status	Availability		
Register Availability	Normal N	Mode On, Idle Mode Off, Sleep Ou	ut Yes		
	Normal Mode On, Idle Mode On, Sleep Out N.A.				
	Partial M	/ode On, Idle Mode Off, Sleep Ou	t N.A.		
	Partial N	/ode On, Idle Mode On, Sleep Ou	N.A.		
		Sleep In	Yes		
		Status	Default Value		
	4	Status	I2C_SLAVE_ADDR[1:0]		
Default Value		Power On Sequence	00h		
		S/W Reset	00h		
		H/W Reset	00h		



(F9h) PIXEL_EXTEN: PIXEL EXTENSION FORMAT

Address	FAh				Access Attribute				R/W
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	0	0	0	0	0	0	PIXEL_EXTEN[1:0]		00h

	- This byte is	used for pixel	extension format.			
	PIXEL_E	XTEN[1:0]	5-6-5 format	6-6-6 format		8-8-8 format
			R[7:0] = {R[4:0], R[4:2]}	R[7:0] = {R[5:0], R	[5:4]}	R[7:0] = R[7:0]
		0b	$G[7:0] = \{G[5:0], G[5:4]\}$	G[7:0] = {G[5:0], G	[5:4]}	G[7:0] = G[7:0]
			B[7:0] = {B[4:0], B[4:2]}	B[7:0] = {B[5:0], B	[5:4]}	B[7:0] = B[7:0]
			R[7:0] = {R[4:0], 3'b0}	R[7:0] = {R[5:0], 2	2'b0}	R[7:0] = R[7:0]
Description	()1b	G[7:0] = {G[5:0], 2'b0]}	G[7:0] = {G[5:0], 2	.'b0]}	G[7:0] = G[7:0]
Description			B[7:0] = {B[4:0], 3'b0}	B[7:0] = {B[5:0], 2	''b0}	B[7:0] = B[7:0]
			R[7:0] = {R[4:0], 3'b111}	R[7:0] = {R[5:0], 2	'b11}	R[7:0] = R[7:0]
	1	Ob	G[7:0] = {G[5:0], 2'b11}	G[7:0] = {G[5:0], 2	²b11}	G[7:0] = G[7:0]
			B[7:0] = {B[4:0], 3'b111}	B[7:0] = {B[5:0], 2	b11}	B[7:0] = B[7:0]
	500	1b		N.A.		
			150-			
Restriction						
			Status		Availability	
	No	rmal Mode On	, Idle Mode Off, Sleep Out		Yes	
Register Availability	Nc	rmal Mode On	, Idle Mode On, Sleep Out		N.A.	
	Pa	artial Mode On,	Idle Mode Off, Sleep Out		N.A.	
	Pa	artial Mode On,	Idle Mode On, Sleep Out		N.A.	
			Sleep In		Yes	
	<u>.</u>					
			Status	Default V	/alue	
			Status –	PIXEL_EXT	'EN[1:0]	
Default Value		Pow	er On Sequence	00h		
			S/W Reset	00h		



(FBh) RELOAD CMD1

Address		FE	Bh			Access	Attribute		R/W
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	0	0	0	0	0	0	0	RELOAD_ CMD1	00h

	RELOAD_CMD1: The REL	DAD_CMD1 is used to select	t the control value of CMD1.
	RELOAD_REG	MIF	PI LANE, STB Function
	0	Reload setting value fro	om MTP or register default value to register
	1	Don't reload MT	P or register default value to register
Description	default value as Specificat 2. If the user programmed MT or software reset again. 3. When the NT35532 exit sl MTP register to change th	ion definition. P, these above descript registe eep mode, the driver IC will re ese registers contents.	ot MTP registers default value equal to NT35532 Driver IC ers default value equal to MTP Value after hardware reset eload MTP or register default value to the above descript o current register value by user's software setting, before
Restriction			
Register Availability	Normal Mode On, Io Normal Mode On, Io	tatus Ile Mode Off, Sleep Out Ile Mode On, Sleep Out Ile Mode Off, Sleep Out	Availability Yes N.A. N.A.
		le Mode On, Sleep Out eep In	N.A. Yes
	Status		Default Value
Default Value	Power On Seque	ence	00h
	S/W Reset		00h
	H/W Reset		00h



(FEh) RD_CMDSTATUS: Read the Current Register Set

Address		FI	Eh			Access	Attribute		R
Parameter	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Default Value
Parameter 1	0	0	CMD2_P4	CMD2_P3	CMD2_P2	CMD2_P1	CMD2_P0	CMD1	01h

	- T	his co	mmand is	s used for c	checking the	e current C	MD access	ing status.	especially	when MIPI interface is
	selec				5			J	,,	
	CM CM CM CM	ID1 = 1 ID2_P ID2_P ID2_P ID2_P	0 = 1, hos 1 = 1, hos 2 = 1, hos 3 = 1, hos 4 = 1, hos	ot is accessi ot is accessi ot is accessi ot is accessi ot is accessi	egisters of 0 ing registers ing registers ing registers ing registers CMD2_P3 0	of CMD2 I of CMD2 I of CMD2 I of CMD2 I of CMD2 I	Page1. Page2. Page3. Page4.	CMD2_P0		Current Register Set Status In Command 1
Description		0		0		-		-0	1	
		0	0	1°C			0	1	0	In the Page 0 of Command 2
		0	0	0	0	0	1	0	0	In the Page 1 of Command 2
u (0	0	0	0	1	0	0	0	In the Page 2of Command 2
		0	0	0	1	0	0	0	0	In the Page 3 of Command 2
		0	0	1	0	0	0	0	0	In the Page 4 of Command 2
					Ot	hers				Reserved
Restriction	-									
				Stat					Availabilit	ty
					Mode Off, S				Yes	
Register Availability					Mode On, S				N.A.	
					Mode Off, S	-			N.A.	
		F	artial Mo		Mode On, S	sleep Out			N.A.	
				Slee	pin				Yes	



Ι

Г



	Status	Default Value
Default Value	Power On Sequence	01h
	S/W Reset	01h
	H/W Reset	01h

NEK CLOSURE



Address	FFh	Acces	s Attribute	w
Parameter	D[7] D[6] D[5] D[4]	D[3] D[2]	D[1] D[0]	Default Valu
Parameter 1	PAGE	_SEL[7:0]		00h
	1			
	- This command is used to select page.			
	- PAGE_SEL[7:0] : it defines how to select a	register page that you w	vant to access.	
	$00h \rightarrow CMD1$ is selected			n
	01h \rightarrow CMD2 Page0 is sel	ected	A n	\mathbb{N}
Description	02h → CMD2 Page1 is sel	ected		
	03h → CMD2 Page2 is sel	ected		D.
	04h → CMD2 Page3 is sel	ected		
	05h → CMD2 Page4 is sel	ected		
	Note: When the driver IC received this comman		enter the register page.	
Restriction			RE	
-	Status		Availability	
n M	Normal Mode On, Idle Mode Off, Sie	eep Out	Yes	
	Normal Mode On, Idle Mode On, Sie		N.A.	
Register Availability	Partial Mode On, Idle Mode Off, Sle	ep Out	N.A.	
Ale L	Partial Mode On, Idle Mode On, Sle	ep Out	N.A.	
	Sleep In		Yes	
	Status		Default Value	
Default Value	Power On Sequence		00h	
	S/W Reset		00h	
	H/W Reset		00h	
Restriction	-			
	Status		Availability	
	Normal Mode On, Idle Mode Off, Sle	en Out	Yes	
Register Availability	Normal Mode On, Idle Mode On, Sie		N.A.	
	Partial Mode On, Idle Mode Off, Sle		N.A.	
	Partial Mode On, Idle Mode On, Sle	ep Out	N.A.	
	Sleep In		Yes	





7. Electrical Characteristics

7.1 ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Supply voltage	VDDI,VDDAM	-0.3 ~ +5.5	V
Supply voltage	VCI-AVSS	- 0.3 ~ +6.5	V
Driver supply Voltage	AVDD-AVSS	-0.3 ~ +6.5	V
Driver supply Voltage	AVEE-AVSS	-6.5 ~ +0.3	V
Operating temperature range	TOPR	-30 ~ +75	C C
Storage Temperature range	TSTG	-40 ~ +85	3
Logic Input voltage range	VIN	-0.3 ~ +4	V
Logic Output voltage range	VO	-0.3 + +4	V
Humidity		5% to 95%	%
		NP P	

NOTE: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.





7.2 DC CHARACTERISTICS

7.2.1 Basic Characteristics

Parameter	Symbol	Conditions		Specification		Unit	Notes
		Power & Operation	MIN	ТҮР	MAX		
Analog Operating voltage	VCI	Operating Voltage	2.5	2.8	4.8	V	Note 1
I/O operating voltage	VDDI	I/O supply voltage	1.65	1.8	3.6	V	Note 1
			GVDDP+0.5	1.0	3.0 6	V	
Analog Operating voltage	AVDD AVEE	Operating Voltage Operating Voltage	-6		6 GVDDN-0.5	V	Note 5 Note 6
Analog Operating voltage	AVEE	MIPI	-0		GVDDN-0.5	v	Note o
MIPI Operating voltage	VDDAM	Supply voltage	1.65	1.8	3.6	V	Note1
I		Input / Outpu	ut				2
Logic High level input voltage	VIH		0.7VDDI	_	VDDI	V	Note 1, 2
Logic Low level input voltage	VIL	-	VSS	-	0.3VDD	v	Note 1, 2
Logic High level output voltage	VOH	IOH = -0.1mA	0.8VDDI	-	VDDI	v	Note 1, 2
Logic Low level output voltage	VOL	IOL = +0.1mA	VSS		0.2VDDI	V I	Note 1, 2
Logic High level leakage						v	
(Except MIPI)	ILIH1	Vin = 0 to VDDI				uA	Note 1, 2
Logic Low level leakage					20		
(Except MIPI)	ILIIL1	Vin = 0 to VDDI	-1	ヘノビ		uA	Note 1, 2
Logic High level leakage		Vin = 0 to 1. 3 V					
MIPI	ILIH2	Vin = 0 to 1.3 V		n	10	ΔμΑ	
Logic Low level leakage	ILIL2 🦪	Vin = 0 to 1. 3 V	-10			μA	
MIPI			10		111 20	μΑ	
	<u>2 V (</u>	VCOM Operati	on				
VCOMDC voltage	VCOMDC3	Operating Voltage	-4		+1	V	
		Source Drive	er 🔰				
	GVDDP	GVDDP <avdd-0.3< td=""><td>3.5</td><td>-</td><td>5.5</td><td>V</td><td></td></avdd-0.3<>	3.5	-	5.5	V	
Gamma reference voltage	GVDDN	GVDDN>AVEE+0.3	-5.5		-3.5	V	
	V,dev1	Sout>=+4.2V, Sout<=+0.8V	-	20	30	mV	
Output deviation voltage	V,dev2	+0.8V <sout<+4.2v< td=""><td>-</td><td>10</td><td>15</td><td>mV</td><td>NeteO</td></sout<+4.2v<>	-	10	15	mV	NeteO
	V,dev3	Sout>=-0.8V, Sout<=-4.2V		20	30	mV	Note3
	V,d <mark>ev</mark> 4	-0.8V <sout<-4.2v< td=""><td></td><td>10</td><td>15</td><td>mV</td><td></td></sout<-4.2v<>		10	15	mV	
Output offset voltage	VOFSET				35	mv	
	•	Power generat	ion				
Internal reference voltage	VREF	Operating Voltage		1.2		V	
Power supply for Digital circuit	VDD			1.62		V	
Power supply for MIPI I/F	VP_HSSI			1.62		V	
Analog power	AVDD		4.5		6	V	
Analog power	AVEE		-6		-4.5	V	
LDO output for GVDDP	AVDDR		3		5.5	V	
LDO output for GVDDN	AVEER		-5.5		-3	V	
LDO output for VGH	VGHO	VGH > VGHO + 0.3V	7		20	V	Note 4
LDO output for VGL	VGLO	VGL < VGLO-0.3V	-4		-18	V	Note 4
1st Booster voltage	VGH	Operating Voltage	2xAVDD		3xAVDD-AVEE	V	
2nd Booster voltage	VGL	Operating Voltage	2*AVEE –AV DD		AVEE - VCI1	V	
3rd Booster voltage or LDO output	VCL	Operating Voltage from pump Circuit or LDO	-3.3		-2.5	V	
	OSC	25 ℃	-3	_	3	%	
Oscillator tolerance	030	200	U		•	70	

Note 1: VDDI=1.65 to 3.6V, VCI= 2.5 to 4.8V, VDDAM=1.65 to 3.6 V, AVSS=VSS=0V, Ta=-30 to 75 \mathcal{C} (to +85 \mathcal{C} no damage) Note 2: When the measurements are performed with LCD module, Measurement Points are like below.

CSX, RDX, WRX, D[23:0], DCX, RESX, SCL, IM[2:0] and Test pins

Note 3: Source channel loading= 40pF/channel

Note 4: VCI=3.3V, Ta=25 °C, No load;

Note 5: for 2-2 power mode, 3-power mode and 4-power mode usage only

Note 6: for 3-power mode and 4-power mode usage only

2014/07/04



7.2.2 Current Consumption



Three power mode (VDDI + AVDD + AVEE)

						Spe	ecificat	tion				
				MIN			ΤΥΡ			MAX		
Parameter	Symbol	Conditions	VDDI	AVDD	AVEE	VDDI	AVDD	AVEE	VDDI	AVDD	AVEE	Unit
Sleep in mode (Note 1)		VDDI = VDDAM = 1.8V,										
Three power mode		AVDD = 5.6V, AVEE =		-		75	25	25	200	80	80	
(VDDI + AVDD + AVEE)	I _{SPA}	-5.6V, 1920 lines,				/5	25	25	200	80	80	uA
		Ta = 25°							114	\mathbb{N}		
Deep standby mode		VDDI = VDDAM = 1.8V,					2					
(Note 1)		AVDD = 5.6V, AVEE =				0.2	0.2	0.2	3	3	3	
Three power mode	IDST	-5.6V, Ta = 25°			\mathcal{N}	0.2	0.2	0.2	3		5	uA
(VDDI + AVDD + AVEE)		~ 0				ッピ		5	2			

Note. For MIPI interface, the sleep in and deep standby current is only in ULPS mode.

Four power mode (VCI + VDDI + AVDD + AVEE)


								Spec	ificat	ion					
				M	IN			Y	ſΡ			M	AX		
Parameter	Symbol	Conditions	VDDI	VCI	AVDD	AVEE	VDDI	VCI	AVDD	AVEE	VDDI	VCI	AVDD	AVEE	Unit
Sleep in mode (Note 1)		VDDI = VDDAM = 1.8V,													
Four power mode		VCI = 3V , AVDD = 5.6V,					75	25	25	25	200	80	80	80	
(VCI + VDDI + AVDD +	U I _{SPA}	AVEE = -5.6V, 1920 lines,			-			25	25	25	200				uA
AVEE)		Ta = 25°													
Deep standby mode		VDDI = VDDAM = 1.8V,													
(Note 1)		VCI = 3V , AVDD = 5.6V,													
Four power mode	I _{DST}	AVEE = -5.6V, Ta = 25°		-			0.2	0.2	0.2	0.2	3	3	3	3	uA
(VCI + VDDI + AVDD +															
AVEE)															

Note. For MIPI interface, the sleep in and deep standby current is only in ULPS mode.



7.2.3 MIPI DC Characteristics

Symbol	Parameter	Min	Тур	Мах	Unit
	Power and Operation Voltage f	or MIPI Receiver			
VDDAM	Power supply voltage for MIPI RX	1.65	1.8	3.6	V
VP_HSSI	High speed / Low power mode operating voltage		1.62		V
	MIPI Characteristics for High S	peed Receiver			h.
VILHS	Single-ended input low voltage	-40			mV
VIHHS	Single-ended input high voltage			460	mV
VCMRXDC	Common-mode voltage	70		330	m∨
ZID	Differential input impedance	80	100	125	ohm
VOD	HS transmit differential voltage (VOD=VDP-VDN)	140	200	250	mV
V _{IDTH}	Different input high threshold			70	mV
VIDTL	Different input low threshold	-70	シー		mV
V _{TERM-EN}	Single-ended threshold for HS termination enable		. 1	450	mV
	MIPI Characteristics for Low	v Power Mode	\mathbb{A}	11 DE	>
VI	Pad signal voltage range	-50	JC	1350	mV
VGNDSH	Ground shift	-50		50	mV
VIL	Logic 0 input threshold	0.0		550	mV
∨ін	Logic 1 input threshold	880		VDDAM	mV
VHYST	Input hysteresis	25			mV
VOL	Output low level	-50		50	mV
VOH	Output high level	1.1	1.2	1.3	V
ZOLP	Output impedance of Low Power Transmitter	80	100	125	ohm
VIHCD,MAX	Logic 0 contention threshold	0.0		200	mV
VILCD,MIN	Logic 1 contention threshold	450		VDDAM	mV



2014/07/04

231

With respect to the information represented in this document, NOVATEK makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, and non-infringement, nor assumes any legal liability or responsibility for the accuracy, completeness or usefulness of any such information.






7.3 AC CHARACTERISTICS

7.3.1 MIPI Interface Characteristics

High Speed Data Transmission: Data-Clock Timing



Parameter	Symbol	Min	Тур	Мах	Units	Notes
UI instantaneous	Ulinst			12.5	ns	1,2,10
Data to Clock Skew [measured at tansmitter]	T _{SKEW} [TX]	-0.15	S	0.15	UI _{INST}	3
	I SKEWLINI	-0.2		0.2	UI _{INST}	4
Data to Clock Setup Time [measured at receiver]	TSETUP[RX]	-0.15		0.15	UI _{INST}	5
	SETUP[CX]	-0.2		0.2	UI _{INST}	6
Data to Clock Hold Time [measured at reciever]	T _{HOLD} [RX]	-0.15		0.15	UI _{INST}	5
	HOLD[100]	-0.2		0.2	UI _{INST}	6
		100			ps	9
20% - 80% rise time and fall time	t _R / t _F			0.3	UI _{INST}	7
				0.35	UI _{INST}	8

Note:

1. This value corresponds to a minimum 80 Mbps data rate.

2. The minimum UI shall not be violated for any single bit period, i.e., any DDR half cycle within a data burst.

3. Total silicon and package delay budget of 0.3* UIINST when D-PHY is supporting maximum data rate = 1Gbps.

4. Total silicon and package delay budget of 0.4* UIINST when D-PHY is supporting maximum data rate > 1Gbps.

5. Total setup and hole window for receiver of 0.3* UIINST when D-PHY is supporting maximum data rate = 1Gbps.

6. Total setup and hole window for receiver of 0.4* UIINST when D-PHY is supporting maximum data rate > 1Gbps.

7. Applicable when operating at HS bit rates \leq 1 Gbps (UI \geq 1 ns).

8. Applicable when operating at HS bit rates > 1 Gbps (UI < 1 ns).

9. Applicable for all HS bit rates. However, to avoid excessive radiation, bit rates \leq 1 Gbps (UI \geq 1 ns), should not use values below 150 ps.

10. For MIPI speed limitation:


[1] Per lane bandwidth is 1Gbps,

[2] Total Bit Rate: 4Gbps for 8-8-8; 3Gbps for 6-6-6; and 2.67Gbps for 5-6-5.

2014/07/04



LP Transmission AC Specification



Para	ameter	Symbol	Min	Тур	Мах	Units	Notes
15%-85% rise	time and fall time	T_{RLP} / T_{FLP}			25	ns	1
30%-85% rise	time and fall time	T _{REOT}			35	ns	1,5,6
Pulse width of the LP exclusive-OR	First LP exclusive-OR clock pulse after STOP state or last pulse before stop state	TLP-PULSE-TX	40			ns	4
	All other pulses	())	20	n []		ns	4
Period of the LP	exclusive-OR clock	TLP-PER-TX	90	\approx	$ P_{\ell}$	ns	
Slew Rate	CLOAD = 0pF		30	5	500	mV/ns	1,2,3,7
Slew Rate	© C _{LOAD} = 5pF	ōV/ōt _{sr}	30		200	mV/ns	1,2,3,7
Slew Rate@	2 C _{LDAD} = 20pF	OV/Ot _{sr}	30		150	mV/ns	1,2,3,7
Slew Rate@	C _{LOAD} = 70pF	\mathbb{A}	30		100	mV/ns	1,2,3,7
Load Ca	apacitance	CLOAD			70	pF	1
ote:		•		8	•	8	

1. CLOAD includes the low-frequency equivalent transmission line capacitance. The capacitance of TX and RX are assumed to always be <10pF. The distributed line capacitance can be up to 50pF for a transmission line with 2ns delay.

2. When the output voltage is between 15% and below 85% of the fully settled LP signal levels.


3. Measured as average across any 50 mV segment of the output signal transition.

4. This parameter value can be lower then TLPX due to differences in rise vs. fall signal slopes and trip levels and mismatches between Dp and Dn LP transmitters. Any LP exclusive-OR pulse observed during HS EoT (transition from HS level to LP-11) is glitch behavior.

5. The rise-time of TREOT starts from the HS common-level at the moment the differential amplitude drops below 70mV, due to stopping the differential drive.

6. With an additional load capacitance CCM between 0-60pF on the termination center tap at RX side of the Lane.


7. This value represents a corner point in a piecewise linear curve as bellowed.





135

High-Speed Data Transmission in Bursts



i alametei	Symbol	IVIIII	тур	Widx	Units
Time to drive LP-00 to prepare for HS transmission	T _{HS-PREPARE}	40+4UI	0	85+6UI	ns
Time from start of tHS-TRAIL or tCLK-TRAIL period to start of LP-11 state	T _{EOT}			105+12UI	ns
Time to enable Data Lane receiver line termination measured from when Dn cross VIL,MAX	T _{HS-TERM-EN}			35+4UI	ns
Time to drive flipped differential state after last payload data bit of a HS transmission burst	T _{HS-TRAIL}	60+4UI			ns
Time-out at RX to ignore transition period of EoT	T _{HS-SKIP}	40		55+4UI	ns
Time to drive LP-11 after HS burst	THS-EXIT	100			ns
Length of any Low-Power state period	TLPX	50			ns
Sync sequence period	T _{HS} -SYNC		8UI		ns
Minimum lead HS-0 drive period before the Sync sequence	THS-ZERO	105+6UI			ns
				·	


Note:

1. The minimum value depends on the bit rate. Implementations should ensure proper operation for all the supported bit rates.

2: UI means Unit Interval, equal to one half HS the clock period on the Clock Lane.

3: TLPX is an internal state machine timing reference. Externally measured values may differ slightly from the specified values due to asymmetrical rise and fall times.

Turnaround Procedure




Parameter	Symbol	Min	Тур	Max	Units
Length of any Low-Power state period : Master side	T _{LPX}	50		75	ns
Length of any Low-Power state period : Slave side	T _{LPX}	50		75	ns
Ratio of TLPX(MASTER)/TLPX(SLAVE) between Master and Slave side	Ratio T _{LPX}	2/3		3/2	
Time-out before new TX side start driving	T _{TA-SURE}	T _{LPX}		2T _{LPX}	ns
Time to drive LP-00 by new TX	T _{TA-GET}		5T _{LPX}		ns
Time to drive LP-00 after Turnaround Request	T _{TA-GO}		4T _{LPX}		ns

2014/07/04



Switching the Clock Lane between Clock Transmission and Low-Power Mode




Parameter	Symbol	Min	Тур	Max	Units
Time that the transmitter shall continue sending HS clock after the last associated Data Lane has transitioned to LP mode	T _{CLK-POST}	60+128UI	K	1	ns
Detection time that the clock has stopped toggling	T _{CLK-MISS}		2	60	ns
Time to drive LP-00 to prepare for HS clock transmission	T _{CLK-PREPARE}	38		95	ns
Minimum lead HS-0 drive period before starting Clock	T _{CLK-PREPARE} +T _{CLK-ZERO}	300			ns
Time to enable Clock Lane receiver line termination measured from when Dn cross VIL,MAX	T _{HS-TERM-EN}			38	ns
Minimum time that the HS clock must be set prior to any associated date lane beginning the transmission from LP to HS mode	T _{CLK-PRE}	8			UI
Time to drive HS differential state after last payload clock bit of a HS transmission burst	T _{CLK-TRAIL}	60			ns




LP11 timing request between data transformation

When Clock lane of DSI TX chip always keeps High speed mode, then Clock lane never go back to Low power mode. If Date lane of TX chip needs to transmit the next new data transmission or sequence, after the end of Low power mode or High speed mode or BTA. Then TX chip needs to keep LP-11 stop state before the next new data transmission, no matter in Low power mode or High speed mode or BTA. The LP-11 minimum timing is required for RX chip in the following 9 conditions, include of LP – LP, LP – HS, HS – LP, HS – HS, BTA – BTA, LP – BTA, BTA – LP, HS – BTA, and BTA – HS. This rule is suitable for short or long packet between TX and RX data transmission.



(2)Timing between LP – HS command




Parameter	Symbol	Min	Тур	Max	Units
LP-11 delay to a start of the Entering High Speed Mode	T _{DEH}	Max(100,32UI)			ns

2014/07/04



<u>NT35532</u>


(3)Timing between HS – LP command





<u>NT35532</u>

(5)Timing between BTA – BTA command




Parameter	Symbol	Min	Тур	Max	Units
LP-11vdelay to a start of the BTA	T _{DEB}	100			ns



<u>NT35532</u>


(7)Timing between BTA – LP command





<u>NT35532</u>


(9)Timing between BTA – HS command







7.3.2 Serial Interface Timing Characteristics




	VCI= 213 V 104.8 V, VDDI = 1.05V 10 5.0V, VDDAW = 1.05V ~ 5.0V						
	Item	Symbol	Timing Diagram	Min.	Тур.	Max.	Unit
n	SCL clock cycle time Write (received)	tscycw	Figure 7.3.2	100	-	20,000	ns
	SCL clock cycle time Read (transmitted)	t _{SCYCR}	Figure 7.3.2	300	-	20,000	ns
N	SCL "High" pulse width Write (received)	t _{SHW}	Figure 7.3.2	40	-	-	ns
	SCL "High" pulse width Read (transmitted)	t _{SHR}	Figure 7.3.2	140	-	-	ns
	SCL "Low" pulse width Write (received)	t _{SLW}	Figure 7.3.2	40	-	-	ns
	SCL "Low" pulse width Read (transmitted)	t _{SLR}	Figure 7.3.2	140	-	-	ns
	SCL clock rise/fall time	t _r , t _f	Figure 7.3.2	-	-	10	ns
	Chip select setup time	t _{CSS}	Figure 7.3.2	20	-	-	ns
	Chip select hold time	t _{CSH}	Figure 7.3.2	50	-	-	ns
	Input data setup time	t _{SDS}	Figure 7.3.2	20	-	-	ns
	Input data hold time	t _{SDH}	Figure 7.3.2	20	-	-	ns
	Output data access time	t _{ACC}	Figure 7.3.2	-	-	120	ns
	Output data hold time	t _{он}	Figure 7.3.2	5	-	-	ns
	Chip deselect "High" pulse width	t _{CHW}	Figure 7.3.2	45	-	-	ns


VCI= 2.5 V to 4.8 V, VDDI = 1.65V to 3.6V, VDDAM = 1.65V ~ 3.6V





7.3.3 I2C Bus Characteristics





Item (High Speed Mode)	Timing Diagram	Symbol	Min.	Тур.	Max.	Unit
I2C_SCL clock frequency	Figure 7.3.3	Fscl	Ś		3.4	MHz
Hold time for START condition	Figure 7.3.3	t _{HD_STA}	160	-	-	ns
Set-up time for a repeated START condition	Figure 7.3.3	t _{SU_STA}	160	-	-	ns
LOW period of the I2C_SCL clock	Figure 7.3.3	t _{LOW}	160	-	-	ns
HIGH period of the I2C_SCL clock	Figure 7.3.3	t _{HIGH}	60	-	-	ns
Data hold time	Figure 7.3.3	t_{HD_DAT}	-	-	70	ns
Data set-up time	Figure 7.3.3	t_{SU_DAT}	10	-	-	ns
Rise time for I2C_SCL signal	Figure 7.3.3	t _{rCL}	10	-	40	ns
Rise time for I2C_SCL signal I after a repeated START condition and after an acknowledge bit	Figure 7.3.3	t _{rCL1}	10	-	80	ns
Rise time for I2C_SDA signal	Figure 7.3.3	t _{rDA}	10	-	80	ns
Fall time for I2C_SCL signal	Figure 7.3.3	t _{fCL}	10	-	40	ns
Fall time for I2C_SDA signal	Figure 7.3.3	t_{fDA}	10	-	80	ns
Set-up time for STOP condition	Figure 7.3.3	t _{SU_STO}	160	-	-	ns
Pulse width of spikes (must be suppressed by the input filter)	Figure 7.3.3	t _{sP}	-	-	10	ns
Noise margin at the LOW level	Figure 7.3.3	V_{nL}	0.1	-	-	VDDI
Noise margin at the HIGH level	Figure 7.3.3	$V_{_{nH}}$	0.2	-	-	VDDI





Item (Fast Mode)	Timing Diagram	Symbol	Min.	Тур.	Max.	Unit
I2C_SCL clock frequency	Figure 7.3.3	Fscl	-	-	400	KHz
Hold time for START condition	Figure 7.3.3	t_{HD_STA}	600	-	-	ns
Set-up time for a repeated START condition	Figure 7.3.3	t_{SU_STA}	600	-	-	ns
LOW period of the I2C_SCL clock	Figure 7.3.3	t _{LOW}	1.3	-	-	us
HIGH period of the I2C_SCL clock	Figure 7.3.3	t_{HIGH}	0.6	- 5		us
Data hold time	Figure 7.3.3	t_{HD_DAT}	5	1	70	us
Data set-up time	Figure 7.3.3	t _{SU_DAT}	100	//- //	10	ns
Rise time for I2C_SCL signal	Figure 7.3.3	I _{rCL}		3_1	300	ns
Rise time for I2C_SCL signal I after a repeated START condition and after an acknowledge bit	Figure 7.3.3	r _{rCL1}			300	ns
Rise time for I2C_SDA signal	Figure 7.3.3	t _{rDA}	Ĭ		300	ns
Fall time for I2C_SCL signal	Figure 7.3.3	T _{fCL}	<u>)</u> _V	-	300	ns
Fall time for I2C_SDA signal	Figure 7.3.3	<i>t_{fDA}</i>	-	-	300	ns
Set-up time for STOP condition	Figure 7.3.3	t _{SU_STO}	600	-	-	ns
Pulse width of spikes (must be suppressed by the input filter)	Figure 7.3.3	t _{sP}	-	-	50	ns
Noise margin at the LOW level	Figure 7.3.3	V_{nL}	0.1	-	-	VDDI
Noise margin at the HIGH level	Figure 7.3.3	$V_{_{nH}}$	0.2	-	-	VDDI

Table 7.3.4 I2C-Bus Timing, VCI = 2.5 V to 4.8 V, VDDI = 1.65V to 3.6V, VDDAM = 1.65V ~ 3.6V





7.3.4 Reset Timing Characteristics




Figure 7.3.4 Reset Operation

Table 7.3.4 Reset Timing Characteristics VCI=2.5~4.8V, VDDI=1.65~3.6V, VDDAM=1.65~3.6V

Signal	Symbol	Parameter	Min.	Max.	Unit
	t _{RW}	Reset pulse duration	10(Note)	-	us
RESX		Reset cancel		10(Note)	ms
		Reset cancel		120(Note)	ms
				3	


Note

-The reset cancel also includes required time for loading ID bytes, VCOM setting and other settings from EEPROM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 10 ms after a rising edge of RESX.

-Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below :

RESX	Pulse Action				
Shorter than 5us	Reset Rejected				
Longer than 9us	Reset				
Between 5us and 9us	Reset Starts				

-During the Resetting period, the display will be blanked(The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts at Sleep-Out status. The display remains the blank state in Sleep-In mode). Then return to Default condition for Hardware Reset. -Spike Rejection also applies during a valid reset pulse as shown below :



-When Reset applied during Sleep-In Mode.

-When Reset applied during Sleep-Out Mode.

-It is necessary to wait 10ms after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120 ms.