



NOVATEK

聯詠科技

Data Sheet

NT39416B

1200CH TFT LCD Source Driver with TCON

V0.4

Preliminary Spec

Revise History

NT39416 Specification Revision History			
Version	Content	Page	Date
0.0	New Spec.	All	2007/12/27
0.1	Add Pad Coordinates	36	2008/02/18
0.2	Modify Timing Table	29	2008/03/04
0.3	Add BIST Pattern	50	2008/03/19
	Modify UPDN Pin Description	10	
	Modify RSTB Timing	28	
0.4	Modify Data Input Format	21	2008/04/09
	Modify Timing Characteristic	22~25	

NOVATEK CONFIDENTIAL
NO DISCLOSURE

Index

REVISE HISTORY	2
INDEX.....	3
FEATURES	4
GENERAL DESCRIPTION.....	4
FUNCTION BLOCK DIAGRAM.....	5
APPLICATION BLOCK DIAGRAM – 2 CHIP CASCADE	6
APPLICATION BLOCK DIAGRAM – DUAL GATE APPLICATION	7
PAD SEQUENCE (BUMP SIDE).....	7
PAD DESCRIPTION.....	7
FUNCTION DESCRIPTION	7
Power On/Off Sequence	7
Input Data VS Output Channels	7
Input Data VS Output Voltage	7
Gamma correction resistor ratio.....	7
Output Voltage VS Input Data	7
DATA INPUT FORMAT	7
Vertical input timing	7
Horizontal input timing.....	7
TIMING CHARACTERISTIC	7
For 800x480 panel	7
For 800x600 panel	7
For 400x480 panel	7
For 400x240 panel	7
ABSOLUTE MAXIMUM RATINGS	7
VOLTAGE	7
TEMPERATURE	7
RECOMMENDED OPERATING RANGE	7
DC ELECTRICAL CHARACTERISTICS	7
AC ELECTRICAL CHARACTERISTICS	7
TIMING TABLE.....	7
Parallel 24-bit RGB Mode	7
TIMING DIAGRAM	7
Input Clock and Data Timing Diagram	7
Source Output Timing Diagram (Cascade)	7
Vertical Timing Diagram HV (Cascade).....	7
Vertical Timing Diagram DE (Cascade).....	7
Gate output timing diagram (Cascade)	7
Vertical Timing Diagram HV (Dual Gate).....	7
Vertical Timing Diagram DE (Dual Gate).....	7
Gate output timing diagram (Dual Gate)	7
PAD OUTLINE DIMENSION 1 (BUMP SIDE).....	7
PAD OUTLINE DIMENSION 2 (BUMP SIDE).....	7
ALIGNMENT MARK	7
PAD INFORMATION.....	7
APPENDIX A: PAD COORDINATES	7
APPENDIX B: BIST PATTERN	7

Features


- Special design for small-sized color TFT LCD source drivers with timing controller
- Integrated 1200 channel source driver
- Supports display resolutions : 800(RGB)x600 、 800(RGB)x480
- 8-bit resolution 256 gray scale with 2-bits dithering
- Supports TTL 24-bit parallel (RGB) input timing
- Support cascade function with bidirectional shift control (CMOS signal)
- Support single or dual-gate operation mode
- Support Delta or Stripe color filter configuration
- Support stand-by mode for low power consumption
- Support dot inversion driving scheme
- V1 ~ V14 for adjusting Gamma correction
- Output dynamic range: 0.1 ~ AVDD-0.1V
- Power for source driver voltage AVDD: 6.5V ~ 13.5V
- Power for digital interface circuit VDD: 3.0 ~ 3.6V
- Operating frequency: 50 MHz
- COG package


General Description

NT39416 is a highly integrated 1200 channel source driver with TTL interface Timing Controller for color TFT-LCD panels. NT39416 integrated source driver, timing controller and pin control Interface.

Input timing support TTL digital 24bit parallel RGB data format, and source output support 8-bit resolution 256 gray scale with dithering features. Operating parameters can be set via pin control for all control features. Special circuit architecture is designed for lower power dissipation.

NT39416 support two chip cascade operation mode to reduce the FPC amount and save the cost. Configure able Master and Slave configuration increase the flexibility for different panel design. With wide range of supply voltages and small output deviations make this chip more suitable for various applications.

Function Block Diagram


Application Block Diagram – 2 Chip Cascade


Pad Description

NT39416 Pad Description:

Designation	I/O	Description
D07~D00 D17~D10 D27~D20	I	Parallel data Input. For TTL 24-bit parallel RGB image data input. D[07:00] = R[7:0] data; D[17:10] = G[7:0] data; DIN[27:20] = B[7:0] data. For 18bit RGB interface, connect two LSB bits of all the R/G/B data buses to GND.
CLKIN	I	Clock for Input Data. Data latched at rising/falling edge of this signal. Default falling edge.
HSD	I	Horizontal Sync input. Negative polarity.
VSD	I	Vertical Sync input. Negative polarity.
DEN	I	Data Input Enable. Active High to enable the data input bus under "DE Mode". Normally pull low.
MODE	I	DE / SYNC mode select. Normally pull high H : DE mode. L : HSD/VSD mode.
RES[1:0]	I	Display resolution selection. RES[1:0] = "00", for 800(RGB)*480 display resolution RES[1:0] = "01", for 800(RGB)*600 display resolution RES[1:0] = "10", for 400(RGB)*480 display resolution RES[1:0] = "11", for 400(RGB)*240 display resolution
DITHB	I	Dithering function enable control. Normally pull high DITHB = "1", Disable internal dithering function DITHB = "0", Enable internal dithering function
CLKPOL	I	Input clock edge selection. Normally pull low CLKPOL = "1", Latch data at CLKIN rising edge. CLKPOL = "0", Latch data at CLKIN falling edge. (Default)
BLKEN	O	Backlight enable control signal for external controller. BLKEN = "1", Logical control signal to turn on external backlight controller BLKEN = "0", Turn off external backlight controller Note: Refer to the Power On/Off Sequence for the detail information.
CFSEL	I	Color Filter type selection. Normally pull high CFSEL = "1", Stripe mode. (Default) CFSEL = "0", Delta mode
DBGATE	I	Dual Gate function enables control. Normally pull low DBGATE = "1", Enable Dual Gate Function. DBGATE = "0", Disable Dual Gate Function (Default) Note: Cascade function will be disabled under "dual gate" mode!!
V1 ~ V14	I/O	Gamma correction reference voltage. These input voltage must be offered by user. AGND<V14<V12<V11<V10<V8;V7<V5<V4<V3<V1< AVDD V2, V6, V9, V13 is disable. Please make sure AVDD-1 ≥ V1.
RSTB	I	Global reset pin. Active Low to enter Reset State. Suggest to connecting with an RC reset circuit for stability. Normally pull high.
STBYB	I	Standby mode, normally pulled high. STBYB = "1", normal operation STBYB = "0", timing controller, source driver will turn off, all output are High-Z
MASL	I	Master and Slave Mode selection. Normally pull high. MASL = "H", for Master mode. (Default Mode) MASL = "L", for Slave mode. Only the Master chip will issue the Gate and Cascade control signal.

MASLOC	I	Master location definition pin. Normally pull low. MASLOC = "L", Master locate on right side (Panel top view). (Default Mode) MASLOC = "H", Master locate on left side (Panel top view).
SHLR	I	Source Right or Left sequence control. SHLR = "L", shift left: last data = S1←S2←S3.....←S1200 = first data. SHLR = "H", shift right: first data = S1→S→S3.....→S1200 = last data.
UPDN	I	Gate Up or Down scan control. Normally pull low. UPDN = "L", STV2 output vertical start pulse and UD pin output logical "0" to Gate driver. UPDN = "H", STV1 output vertical start pulse and UD pin output logical "1" to Gate driver.
BIST	I	Normal Operation/BIST pattern select. Normally pull low BIST = H : BIST(DCLK input is not needed) BIST = L : Normal Operation
CAS	I	Cascade function select. Normally pull high. CAS = "H", Enable cascade function. CAS = "L", Disable cascade function.
DATR[17:0]	I/O	Multi function I/O pin. Refer to the Cascade DAT pin mapping table for the detail.
DCLKR	I/O	Master and Slave cascade control signal.
DIOR	I/O	Master and Slave cascade control signal.
POLR	I/O	Master and Slave cascade control signal.
LDR	I/O	Master and Slave cascade control signal.
SYNCR	I/O	Master and Slave cascade control signal.
DATL[17:0]	I/O	Multi function I/O pin. Refer to the Cascade DAT pin mapping table for the detail.
DCLKL	I/O	Master and Slave cascade control signal.
DIOL	I/O	Master and Slave cascade control signal.
POLL	I/O	Master and Slave cascade control signal.
LDL	I/O	Master and Slave cascade control signal.
SYNCL	I/O	Master and Slave cascade control signal.
AVDD	PI	Power supply for analog circuits
AGND	PI	Ground pins for analog circuits
VDD	PI	Power supply for digital circuits
GND	PI	Ground pins for digital circuits
SO1~SO1200	O	Source Driver Output Signals. All outputs will be of unknown values under stand-by mode.
ALIGN	M	For assembly alignment.
COM1_B COM1_B	S	Internal link together between input side and output side.
COM1_T COM2_T	S	Internal link together between input side and output side.
TP5~0	T	Test pin for Novatek only. Float these pins for normal operation.
SHIELDING	SH	IC Shielding pads. Those pins are internally connected to the AGND. DO NOT connect to any WOA on the panel.
DASHD	SH	Data Bus Shielding pad. Those pins are internally connected to the GND. RECOMMEND to add shielding lines on the FPC to reduce EMI.
DUM	D	Dummy pads. Those pins are floating pads.

Note:

I: Input, O: Output, P: Power, D: Dummy, S: Shorted line, M: Mark, PI: Power input, PO: Power output,
T: Testing, SH: Shielding, I / O: Input / Output, PS: Power Setting, C: Capacitor pin.

NT39416 Pass Line Description:

Pass Line No:	Pad Name	
1	COM1_B	COM1_T
2	COM2_B	COM2_T

Value of wiring resistance to each pin

The recommended wiring resistance values are shown below. The wiring resistance values affect the current capacity of the power supply, so be sure to design using values that do not exceed those recommended.

Pin Name	Wiring resistance value(Ω)	Pin Name	Wiring resistance value(Ω)
VDD	<25	DCLKR	< 200 & 20 pf
AVDD	<5	DIOR	< 200 & 20 pf
GND	<25	POLR	< 200 & 20 pf
AGND	<5	LDR	< 200 & 20 pf
V1~V14	<20	SYNCR	< 200 & 20 pf
D00~D07	<200	DATRL[17:0]	< 200 & 20 pf
D10~D17	<200	DCLKL	< 200 & 20 pf
D20~D27	<200	DIOL	< 200 & 20 pf
DEN	<200	POLL	< 200 & 20 pf
MODE	<1K	LDL	< 200 & 20 pf
RES[1:0]	<1K	CASCADE V1~V14	<50
DITHB	<1K	CLKIN	<50
CLKPOL	<1K	HSD	<200
BLKEN	<1K	VSD	<200
CFSEL	<1K		
DBGATE	<1K		
RSTB	<1K		
MASL	<1K		
MASLOC	<1K		
SHLR	<1K		
UPDN	<1K		
BIST	<1K		
CAS	<1K		
DATR[17:0]	< 200 & 20 pf		

DATR[17:0] / DTAL[17:0] pin mapping Table:

DATR [17:0]	DBGATE = "0" MASL = "1" MASLOC = "0" CAS = "1"	DBGATE = "0" MASL = "1" MASLOC = "1" CAS = "1"	DBGATE = "0" MASL = "0" MASLOC = "0" CAS = "1"	DBGATE = "0" MASL = "0" MASLOC = "1" CAS = "1"	DBGATE = "1" MASL = "1" MASLOC = "X" CAS = "0"	DBGATE = "0" MASL = "1" MASLOC = "X" RES[1:0]= "1X" CAS = "0"
Description	Master for cascade. Master locate on panel right side	Master for cascade. Master locate on panel left side	Slave for cascade. Master locate on panel right side	Slave for cascade. Master locate on panel left side	Dual Gate Mode	Single Source Mode
DATR0	X	DAT0	DAT0	X	X	X
DATR1	X	DAT1	DAT1	X	X	X
DATR2	OEV	DAT2	DAT2	X	OEV	OEV
DATR3	X	DAT3	DAT3	X	X	X
DATR4	UD	DAT4	DAT4	X	UD	UD
DATR5	X	DAT5	DAT5	X	X	X
DATR6	CKV	DAT6	DAT6	X	CKV	CKV
DATR7	X	DAT7	DAT7	X	X	X
DATR8	STV1	DAT8	DAT8	X	STV1	STV1
DATR9	X	DAT9	DAT9	X	X	X
DATR10	STV2	DAT10	DAT10	X	STV2	STV2
DATR11	X	DAT11	DAT11	X	X	X
DATR12	STV1	DAT12	DAT12	X	STV1	STV1
DATR13	X	DAT13	DAT13	X	X	X
DATR14	X	DAT14	DAT14	X	X	X
DATR15	X	DAT15	DAT15	X	X	X
DATR16	STBN	DAT16	DAT16	X	STBN	STBN
DATR17	X	DAT17	DAT17	X	X	X
DCLKR	X	DCLK	DCLK	X	X	X
DIOR	X	DIO	DIO	X	X	X
LDR	X	LD	LD	X	X	X
SYNCR	X	SYNC	SYNC	X	X	X


DATL [17:0]	DBGATE = "0" MASL = "1" MASLOC = "0" CAS = "1"	DBGATE = "0" MASL = "1" MASLOC = "1" CAS = "1"	DBGATE = "0" MASL = "0" MASLOC = "0" CAS = "1"	DBGATE = "0" MASL = "0" MASLOC = "1" CAS = "1"	DBGATE = "1" MASL = "1" MASLOC = "X" CAS = "0"	DBGATE = "0" MASL = "1" MASLOC = "X" RES[1:0]= "1X" CAS = "0"
Description	Master for cascade. Master locate on panel right side	Master for cascade. Master locate on panel left side	Slave for cascade. Master locate on panel right side	Slave for cascade. Master locate on panel left side	Dual Gate Mode	Single Source Mode
DATL0	DAT0	X	X	DAT0	X	X
DATL1	DAT1	X	X	DAT1	X	X
DATL2	DAT2	OEV	X	DAT2	OEV	OEV
DATL3	DAT3	X	X	DAT3	X	X
DATL4	DAT4	UD	X	DAT4	UD	UD
DATL5	DAT5	X	X	DAT5	X	X
DATL6	DAT6	CKV	X	DAT6	CKV	CKV
DATL7	DAT7	X	X	DAT7	X	X
DATL8	DAT8	STV1	X	DAT8	STV1	STV1
DATL9	DAT9	X	X	DAT9	X	X
DATL10	DAT10	STV2	X	DAT10	STV2	STV2
DATL11	DAT11	X	X	DAT11	X	X
DATL12	DAT12	STV1	X	DAT12	STV1	STV1
DATL13	DAT13	X	X	DAT13	X	X
DATL14	DAT14	X	X	DAT14	X	X
DATL15	DAT15	X	X	DAT15	X	X
DATL16	DAT16	STBN	X	DAT16	STBN	STBN
DATL17	DAT17	X	X	DAT17	X	X
DCLKL	DCLK	X	X	DCLK	X	X
DIOL	DIO	X	X	DIO	X	X
LDL	LD	X	X	LD	X	X
SYNCL	SYNC	X	X	SYNC	X	X

Function Description


Power On/Off Sequence

In order to prevent IC from power on reset fail, the rising time (T_{POR}) of the digital power supply VDD should be maintained within the given specifications. Refer to "AC Characteristics" for more detail on timing.

Power-On/Off Timing Sequence:



Enter and Exit Standby Mode Sequence:



Input Data VS Output Channels
1. DBGATE="0", CFSEL="1", Stripe Mode

(1) SHLR="1", right shift

Output	SO1	SO2	SO3	---	SO1198	SO1199	SO1200
Order	First data			→	Last data		
Odd Line	D07~D00	D17~D10	D27~D20	---	D07~D00	D17~D10	D27~D20
Even Line	D07~D00	D17~D10	D27~D20	---	D07~D00	D17~D10	D27~D20

(2) SHLR="0", left shift

Output	SO1	SO2	SO3	---	SO1198	SO1199	SO1200
Order	Last data			←	First data		
Odd Line	D07~D00	D17~D10	D27~D20	---	D07~D00	D17~D10	D27~D20
Even Line	D07~D00	D17~D10	D27~D20	---	D07~D00	D17~D10	D27~D20

2. DBGATE="0", CFSEL="0", Delta Mode

(1) SHLR="1", right shift

Output	SO1	SO2	SO3	---	SO1198	SO1199	SO1200
Order	First data			→	Last data		
Odd Line	D07~D00	D17~D10	D27~D20	---	D07~D00	D17~D10	D27~D20
Even Line	D17~D10	D27~D20	D07~D00	---	D17~D10	D27~D20	D07~D00

(2) SHLR="0", left shift

Output	SO1	SO2	SO3	---	SO1198	SO1199	SO1200
Order	Last data			←	First data		
Odd Line	D07~D00	D17~D10	D27~D20	---	D07~D00	D17~D10	D27~D20
Even Line	D17~D10	D27~D20	D07~D00	---	D17~D10	D27~D20	D07~D00

3. DBGATE="1", CFSEL="1", Stripe Mode

(1) SHLR="1", right shift

Output	SO1	SO2	SO3	---	SO1198	SO1199	SO1200
Order	First data			→	Last data		
Odd Line /Gn	D07~D00	D27~D20	D17~D10	---	D07~D00	D27~D20	D17~D10
Odd Line /Gn+1	D17~D10	D07~D00	D27~D20	---	D17~D10	D07~D00	D27~D20
Even Line /Gn	D07~D00	D27~D20	D17~D10	---	D07~D00	D27~D20	D17~D10
Even Line /Gn+1	D17~D10	D07~D00	D27~D20	---	D17~D10	D07~D00	D27~D20

(2) SHLR="0", left shift

Output	SO1	SO2	SO3	---	SO1198	SO1199	SO1200
Order	Last data			←	First data		
Odd Line /Gn	D07~D00	D27~D20	D17~D10	---	D07~D00	D27~D20	D17~D10
Odd Line /Gn+1	D17~D10	D07~D00	D27~D20	---	D17~D10	D07~D00	D27~D20
Even Line /Gn	D07~D00	D27~D20	D17~D10	---	D07~D00	D27~D20	D17~D10
Even Line /Gn+1	D17~D10	D07~D00	D27~D20	---	D17~D10	D07~D00	D27~D20

4. DBGATE="1", CFSEL="0", Delta Mode

(1) SHLR="1", right shift


Output	SO1	SO2	SO3	---	SO1198	SO1199	SO1200
Order	First data			→	Last data		
Odd Line /Gn	D07~D00	D27~D20	D17~D10	---	D07~D00	D27~D20	D17~D10
Odd Line /Gn+1	D17~D10	D07~D00	D27~D20	---	D17~D10	D07~D00	D27~D20
Even Line /Gn	D17~D10	D07~D00	D27~D20	---	D17~D10	D07~D00	D27~D20
Even Line /Gn+1	D27~D20	D17~D10	D07~D00	---	D27~D20	D17~D10	D07~D00

(2) SHLR="0", left shift

Output	SO1	SO2	SO3	---	SO1198	SO1199	SO1200
Order	Last data			←	First data		
Odd Line /Gn	D07~D00	D27~D20	D17~D10	---	D07~D00	D27~D20	D17~D10
Odd Line /Gn+1	D17~D10	D07~D00	D27~D20	---	D17~D10	D07~D00	D27~D20
Even Line /Gn	D17~D10	D07~D00	D27~D20	---	D17~D10	D07~D00	D27~D20
Even Line /Gn+1	D27~D20	D17~D10	D07~D00	---	D27~D20	D17~D10	D07~D00

Input Data VS Output Voltage

The figure below shows the relationship between the input data and the output voltage. Refer to the following pages for the relative resistor values and voltage calculation method.



Remark: $AVDD-1 \geq V1 \geq V3 \geq V4 \geq V5 \geq V7$; $V8 \geq V10 \geq V11 \geq V12 \geq V14 \geq AGND+0.1V$

Gamma correction resistor ratio

	Name	Resistor	Name	Resistor	
V1, V14 →	R0	6.4	R32	0.8	← V4, V11
	R1	6	R33	0.8	
	R2	5.6	R34	0.8	
	R3	5.2	R35	0.8	
	R4	4.8	R36	0.8	
	R5	4.4	R37	0.8	
	R6	4.4	R38	0.8	
	R7	4	R39	0.8	
	R8	4	R40	0.8	
	R9	3.2	R41	0.8	
	R10	3.2	R42	0.8	
	R11	2.8	R43	0.8	
	R12	2.8	R44	0.8	
	R13	2.8	R45	0.8	
	R14	2.4	R46	0.8	
	R15	2.4	R47	0.8	← V5, V10
V3, V12 →	R16	2.4	R48	0.8	
	R17	2	R49	0.8	
	R18	2	R50	0.8	
	R19	2	R51	0.8	
	R20	1.6	R52	0.8	
	R21	1.6	R53	1.2	
	R22	1.6	R54	1.2	
	R23	1.2	R55	1.2	
	R24	1.2	R56	1.6	
	R25	1.2	R57	1.6	
	R26	1.2	R58	2	
	R27	0.8	R59	2	
	R28	0.8	R60	2.4	
	R29	0.8	R61	4	
	R30	0.8	R62	6.4	← V7, V8
V4, V11 →	R31	0.8			

Output Voltage VS Input Data


	Positive polarity Output Voltage	Negative polarity Output Voltage
00H	V1	V14
01H	$V3 + (V1 - V3)X$ 58 / 64.4	$V14 + (V12 - V14)X$ 6.4 / 64.4
02H	$V3 + (V1 - V3)X$ 52 / 64.4	$V14 + (V12 - V14)X$ 12.4 / 64.4
03H	$V3 + (V1 - V3)X$ 46.4 / 64.4	$V14 + (V12 - V14)X$ 18 / 64.4
04H	$V3 + (V1 - V3)X$ 41.2 / 64.4	$V14 + (V12 - V14)X$ 23.2 / 64.4
05H	$V3 + (V1 - V3)X$ 36.4 / 64.4	$V14 + (V12 - V14)X$ 28 / 64.4
06H	$V3 + (V1 - V3)X$ 32 / 64.4	$V14 + (V12 - V14)X$ 32.4 / 64.4
07H	$V3 + (V1 - V3)X$ 27.6 / 64.4	$V14 + (V12 - V14)X$ 36.8 / 64.4
08H	$V3 + (V1 - V3)X$ 23.6 / 64.4	$V14 + (V12 - V14)X$ 40.8 / 64.4
09H	$V3 + (V1 - V3)X$ 19.6 / 64.4	$V14 + (V12 - V14)X$ 44.8 / 64.4
0AH	$V3 + (V1 - V3)X$ 16.4 / 64.4	$V14 + (V12 - V14)X$ 48 / 64.4
0BH	$V3 + (V1 - V3)X$ 13.2 / 64.4	$V14 + (V12 - V14)X$ 51.2 / 64.4
0CH	$V3 + (V1 - V3)X$ 10.4 / 64.4	$V14 + (V12 - V14)X$ 57 / 64.4
0DH	$V3 + (V1 - V3)X$ 7.6 / 64.4	$V14 + (V12 - V14)X$ 56.8 / 64.4
0EH	$V3 + (V1 - V3)X$ 4.8 / 64.4	$V14 + (V12 - V14)X$ 59.6 / 64.4
0FH	$V3 + (V1 - V3)X$ 2.4 / 64.4	$V14 + (V12 - V14)X$ 62 / 64.4
10H	V3	V12
11H	$V4 + (V3 - V4) X$ 19.6 / 22	$V12 + (V11 - V12)X$ 2.4 / 22
12H	$V4 + (V3 - V4) X$ 17.6 / 22	$V12 + (V11 - V12)X$ 4.4 / 22
13H	$V4 + (V3 - V4) X$ 15.6 / 22	$V12 + (V11 - V12)X$ 6.4 / 22
14H	$V4 + (V3 - V4) X$ 13.6 / 22	$V12 + (V11 - V12)X$ 8.4 / 22
15H	$V4 + (V3 - V4) X$ 12 / 22	$V12 + (V11 - V12)X$ 10 / 22
16H	$V4 + (V3 - V4) X$ 10.4 / 22	$V12 + (V11 - V12)X$ 11.6 / 22
17H	$V4 + (V3 - V4) X$ 8.8 / 22	$V12 + (V11 - V12)X$ 13.2 / 22
18H	$V4 + (V3 - V4) X$ 7.6 / 22	$V12 + (V11 - V12)X$ 14.4 / 22
19H	$V4 + (V3 - V4) X$ 6.4 / 22	$V12 + (V11 - V12)X$ 15.6 / 22
1AH	$V4 + (V3 - V4) X$ 5.2 / 22	$V12 + (V11 - V12)X$ 16.8 / 22
1BH	$V4 + (V3 - V4) X$ 4 / 22	$V12 + (V11 - V12)X$ 18 / 22
1CH	$V4 + (V3 - V4) X$ 3.2 / 22	$V12 + (V11 - V12)X$ 18.8 / 22
1DH	$V4 + (V3 - V4) X$ 2.4 / 22	$V12 + (V11 - V12)X$ 19.6 / 22
1EH	$V4 + (V3 - V4) X$ 1.6 / 22	$V12 + (V11 - V12)X$ 20.4 / 22
1FH	$V4 + (V3 - V4) X$ 0.8 / 22	$V12 + (V11 - V12)X$ 21.2 / 22

(continued)


Data	Positive polarity Output Voltage	Negative polarity Output Voltage
20H	V4	V11
21H	$V5 + (V4 - V5) \times 12 / 12.8$	$V11 + (V10 - V11) \times 0.8 / 12.8$
22H	$V5 + (V4 - V5) \times 11.2 / 12.8$	$V11 + (V10 - V11) \times 1.6 / 12.8$
23H	$V5 + (V4 - V5) \times 10.4 / 12.8$	$V11 + (V10 - V11) \times 2.4 / 12.8$
24H	$V5 + (V4 - V5) \times 9.6 / 12.8$	$V11 + (V10 - V11) \times 3.2 / 12.8$
25H	$V5 + (V4 - V5) \times 8.8 / 12.8$	$V11 + (V10 - V11) \times 4 / 12.8$
26H	$V5 + (V4 - V5) \times 8 / 12.8$	$V11 + (V10 - V11) \times 4.8 / 12.8$
27H	$V5 + (V4 - V5) \times 7.2 / 12.8$	$V11 + (V10 - V11) \times 5.6 / 12.8$
28H	$V5 + (V4 - V5) \times 6.4 / 12.8$	$V11 + (V10 - V11) \times 6.4 / 12.8$
29H	$V5 + (V4 - V5) \times 5.6 / 12.8$	$V11 + (V10 - V11) \times 7.2 / 12.8$
2AH	$V5 + (V4 - V5) \times 4.8 / 12.8$	$V11 + (V10 - V11) \times 8 / 12.8$
2BH	$V5 + (V4 - V5) \times 4 / 12.8$	$V11 + (V10 - V11) \times 8.8 / 12.8$
2CH	$V5 + (V4 - V5) \times 3.2 / 12.8$	$V11 + (V10 - V11) \times 9.6 / 12.8$
2DH	$V5 + (V4 - V5) \times 2.4 / 12.8$	$V11 + (V10 - V11) \times 10.4 / 12.8$
2EH	$V5 + (V4 - V5) \times 1.6 / 12.8$	$V11 + (V10 - V11) \times 11.2 / 12.8$
2FH	$V5 + (V4 - V5) \times 0.8 / 12.8$	$V11 + (V10 - V11) \times 12 / 12.8$
30H	V5	V10
31H	$V7 + (V5 - V7) \times 26.8 / 27.6$	$V10 + (V8 - V10) \times 0.8 / 27.6$
32H	$V7 + (V5 - V7) \times 26 / 27.6$	$V10 + (V8 - V10) \times 1.6 / 27.6$
33H	$V7 + (V5 - V7) \times 25.2 / 27.6$	$V10 + (V8 - V10) \times 2.4 / 27.6$
34H	$V7 + (V5 - V7) \times 24.4 / 27.6$	$V10 + (V8 - V10) \times 3.2 / 27.6$
35H	$V7 + (V5 - V7) \times 23.6 / 27.6$	$V10 + (V8 - V10) \times 4 / 27.6$
36H	$V7 + (V5 - V7) \times 22.4 / 27.6$	$V10 + (V8 - V10) \times 5.2 / 27.6$
37H	$V7 + (V5 - V7) \times 21.2 / 27.6$	$V10 + (V8 - V10) \times 6.4 / 27.6$
38H	$V7 + (V5 - V7) \times 20 / 27.6$	$V10 + (V8 - V10) \times 7.6 / 27.6$
39H	$V7 + (V5 - V7) \times 18.4 / 27.6$	$V10 + (V8 - V10) \times 9.2 / 27.6$
3AH	$V7 + (V5 - V7) \times 16.8 / 27.6$	$V10 + (V8 - V10) \times 10.8 / 27.6$
3BH	$V7 + (V5 - V7) \times 14.8 / 27.6$	$V10 + (V8 - V10) \times 12.8 / 27.6$
3CH	$V7 + (V5 - V7) \times 12.8 / 27.6$	$V10 + (V8 - V10) \times 14.8 / 27.6$
3DH	$V7 + (V5 - V7) \times 10.4 / 27.6$	$V10 + (V8 - V10) \times 17.2 / 27.6$
3EH	$V7 + (V5 - V7) \times 6.4 / 27.6$	$V10 + (V8 - V10) \times 21.2 / 27.6$
3FH	V7	V8

Data Input Format

Vertical input timing



Horizontal input timing



Timing Characteristic

For 800x480 panel

Horizontal input timing

Parameter		Symbol	Value			Unit	Note
Horizontal display area		thd	800			DCLK	
DCLK frequency		fclk	Min.	Typ.	Max.	MHz	
			-	33.3	50		
1 Horizontal Line		th	928			DCLK	thb+thpw=88 DCLK Is fixed.
HSD pulse width	Min.	thpw	1				
	Typ.		48				
	Max.		-				
HSD Back Porch (Blanking)		thb	-	40			
HSD Front Porch		thfp	-	40			

Vertical input timing

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Vertical display area	tvd	480			H	
VSD period time	tv	-	525		H	tvpw+tvb=32H Is fixed
VSD pulse width	tvpw	1	3		H	
VSD Back Porch (Blanking)	tvb	-	29		H	
VSD Front Porch	tvfp	-	13		H	

For 800x600 panel

Horizontal input timing

Parameter		Symbol	Value			Unit	Note	
Horizontal display area		thd	800			DCLK		
DCLK frequency		fclk	Min.	Typ.	Max.			
			-	40	50	MHz		
1 Horizontal Line		th	1000					
HSD pulse width	Min.	thpw	1			DCLK	thb+thpw=88 DCLK is fixed.	
	Typ.		48					
	Max.		-					
HSD Back Porch (Blanking)		thb	-	40				
HSD Front Porch		thfp	-	112				

Vertical input timing

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Vertical display area	tvd	600			H	
VSD period time	tv	-	660		H	tvpw+tvb=39H Is fixed
VSD pulse width	tvpw	1	3		H	
VSD Back Porch (Blanking)	tvb	-	36		H	
VSD Front Porch	tvfp	-	21		H	

For 400x480 panel

Horizontal input timing

Parameter		Symbol	Value			Unit	Note
Horizontal display area		thd	400			DCLK	
DCLK frequency		fclk	Min.	Typ.	Max.	MHz	
			-	40	50		
1 Horizontal Line		th	520			DCLK	thb+thpw=88 DCLK is fixed.
HSD pulse width	Min.	thpw	1				
	Typ.		48				
	Max.		-				
HSD Back Porch (Blanking)		thb	-	40			
HSD Front Porch		thfp	-	32			

Vertical input timing

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Vertical display area	tvd		480		H	
VSD period time	tv	-	525		H	tvpw+tvb=32H Is fixed
VSD pulse width	tvpw	1	3		H	
VSD Back Porch (Blanking)	tvb	-	29		H	
VSD Front Porch	tvfp	-	13		H	

For 400x240 panel

Horizontal input timing

Parameter		Symbol	Value			Unit	Note	
Horizontal display area		thd	400			DCLK		
DCLK frequency		fclk	Min.	Typ.	Max.			
			-	40	50	MHz		
1 Horizontal Line		th	520					
HSD pulse width	Min.	thpw	1			DCLK	thb+thpw=88 DCLK is fixed.	
	Typ.		48					
	Max.		-					
HSD Back Porch (Blanking)		thb	-	40				
HSD Front Porch		thfp	-	32				

Vertical input timing

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Vertical display area	tvd		240		H	
VSD period time	tv	-	270		H	tvpw+tvb=17H Is fixed
VSD pulse width	tvpw	-	1		H	
VSD Back Porch (Blanking)	tvb	-	16		H	
VSD Front Porch	tvfp	-	13		H	

Absolute Maximum Ratings

VOLTAGE

(GND = AGND = 0V, TA = 25°C)

	MIN.	MAX.	UNIT
Digital Supply Voltage, VDD	-0.5	+5.0	V
Analog Supply Voltage, AVDD, V1~V14	-0.5	+15.0	V

TEMPERATURE

	MIN.	MAX.	UNIT
Operating temperature	-20	+85	°C
Storage temperature	-55	+125	°C

*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposed to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Range

(GND = AGND = 0V, TA = -20 to +85°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Digital supply voltage	VDD	3.0	3.3	3.6	V
Analog supply voltage	AVDD	6.5	--	13.5	V
Digital input voltage	VIN	0	-	VCC	V

DC Electrical Characteristics

(VDD= 3.0 to 3.6V, AVDD= 6.5 to 13.5V, GND=AGND= 0V, TA= -20 to +85°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Low level input voltage	Vil	0	-	0.3xVDD	V	For the digital circuit
High level input voltage	Vih	0.7xVDD	-	VDD	V	For the digital circuit
Input leakage current	Ii	-	-	±1	µA	For the digital circuit
High level output voltage	Voh	VDD-0.4	-	-	V	Ioh= -400µA
Low level output voltage	Vol	-	-	GND+0.4	V	Iol= +400µA
Pull low/high resistor	Ri	200K	250K	300K	ohm	For the digital input pin @ VDD=3.3V
Digital Operation current	Idd	-	8 (TBD)	10 (TBD)	mA	Fclk=50 MHz, FLD=48KHz, VDD=3.3V
Digital Stand-by current	Ist1	-	10 (TBD)	50 (TBD)	µA	Clock & all functions are stopped
Analog Operating Current	Idda	-	10 (TBD)	12 (TBD)	mA	No load, Fclk=50MHz, FLD=48KHz @ AVDD=10V, V1=8V, V14=0.4V
Analog Stand-by current	Ist2	-	10 (TBD)	50 (TBD)	µA	No load, Clock & all functions are stopped
Input level of V1 ~ V7	Vref1	0.4* AVDD	-	AVDD-1	V	Gamma correction voltage input
Input level of V8 ~ V14	Vref2	0.1	-	0.6* AVDD	V	Gamma correction voltage input
Output Voltage deviation	Vod1	-	±20	±35	mV	Vo = AGND+0.1V ~ AGND+0.5V & Vo = AVDD-0.5V ~ AVDD-0.1V
Output Voltage deviation	Vod2	-	±15	±20	mV	Vo = AGND+0.5V ~ AVDD-0.5V
Output Voltage Offset between Chips	Voc	-	-	±20	mV	Vo = AGND+0.5V ~ AVDD-0.5V
Dynamic Range of Output	Vdr	0.1	-	AVDD-0.1	V	SO1 ~ SO1200
Sinking Current of Outputs	IOLy	80	-	-	µA	SO1 ~ SO1200; Vo=0.1V v.s 1.0V , AVDD=13.5V
Driving Current of Outputs	IOHy	80	-	-	µA	SO1 ~ SO1200; Vo=13.4V v.s 12.5V , AVDD=13.5V
Resistance of Gamma Table	Rg	0.7*Rn	1.0*Rn	1.3*Rn	ohm	Rn: Internal gamma resistor

AC Electrical Characteristics

(VDD= 3.0 to 3.6V, AVDD= 6.5 to 13.5V, GND=AGND= 0V, TA= -20 to +85°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
VDD Power On Slew rate	T _{POR}	-	-	20	ms	From 0V to 90% VDD
RSTB pulse width	T _{Rst}	50	-	-	us	CLKIN = 50MHz
CLKIN cycle time	T _{cph}	20			ns	
CLKIN pulse duty	T _{cwh}	40	50	60	%	
VSD setup time	T _{vst}	8	-	-	ns	
VSD hold time	T _{vhd}	8	-	-	ns	
HSD setup time	T _{hst}	8	-	-	ns	
HSD hold time	T _{hhd}	8	-	-	ns	
Data set-up time	T _{dsu}	8	-	-	ns	D0[7:0], D1[7:0], D2[7:0] to CLKIN
Data hold time	T _{dhd}	8	-	-	ns	D0[7:0], D1[7:0], D2[7:0] to CLKIN
DE setup time	T _{esu}	8	-	-	ns	
DE hold time	T _{ehd}	8	-	-	ns	
Output stable time	T _{sst}	-	-	6	us	10% to 90% target voltage. CL=120pF, R=10K ohm

NOVATEK CONFIDENTIAL
NO DISCLOSURE

Timing Table


Parallel 24-bit RGB Mode

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
CLKIN Frequency	Fclk	-	40	50	MHz	VDD = 3.0V ~3.6V
CLKIN Cycle Time	Tclk	20	25	-	ns	
CLKIN Pulse Duty	Tcwh	40	50	60	%	Tclk
Time from HSD to Source Output	Thso	-	64	-	CLKIN	
Time from HSD to LD	Thld	-	64	-	CLKIN	
Time from HSD to STV	Thstv	-	2	-	CLKIN	
Time from HSD to CKV	Thckv	-	20	-	CLKIN	
Time from HSD to OEV	Thoev	-	4	-	CLKIN	
LD Pulse Width	Twld	-	10	-	CLKIN	
CKV Pulse Width	Twckv	-	66	-	CLKIN	
OEV Pulse Width	Twoev	-	74	-	CLKIN	



NOVATEK CONFIDENTIAL
NO DISCLOSURE




Timing Diagram




Input Clock and Data Timing Diagram




Source Output Timing Diagram (Cascade)





Vertical Timing Diagram HV (Cascade)

Vertical Timing Diagram DE (Cascade)

Gate output timing diagram (Cascade)


Vertical Timing Diagram HV (Dual Gate)

Vertical Timing Diagram DE (Dual Gate)

Gate output timing diagram (Dual Gate)



Pad Outline Dimension 1 (Bump Side)


NOVATEK CONFIDENTIAL
 NO DISCLOSURE



Pad Outline Dimension 2 (Bump Side)


Alignment Mark



Pad Information

Symbol	Dimension (um)
A	17
A1	34
A2	110
A3	30
B	30
B1	50
B2	70
B3	50
B4	191.5
C	65
C1	85
C2	110

Symbol	Dimension (um)
D	30
D1	40
D2	100
D3	30
D4	70
D5	34
D6	168.5
E1	22572 (max) *
E2	938 (max) *
E3	324
E4	57(max)
E5	57(max)

***Note: Chip dimension includes scribe line.**

Appendix A: Pad Coordinates

No	Name	CX	CY
1	SHIELDING[69]	-10922.5	-357
2	SHIELDING[70]	-10837.5	-357
3	SHIELDING[1]	-10752.5	-357
4	COM1_B	-10667.5	-357
5	COM1_B	-10582.5	-357
6	AGND	-10497.5	-357
7	AGND	-10412.5	-357
8	AGND	-10327.5	-357
9	AGND	-10242.5	-357
10	TP4	-10157.5	-357
11	SHIELDING[2]	-10072.5	-357
12	V1R	-9987.5	-357
13	V1R	-9902.5	-357
14	SHIELDING[3]	-9817.5	-357
15	V2R	-9732.5	-357
16	V2R	-9647.5	-357
17	SHIELDING[4]	-9562.5	-357
18	V3R	-9477.5	-357
19	V3R	-9392.5	-357
20	SHIELDING[5]	-9307.5	-357
21	V4R	-9222.5	-357
22	V4R	-9137.5	-357
23	SHIELDING[6]	-9052.5	-357
24	V5R	-8967.5	-357
25	V5R	-8882.5	-357
26	SHIELDING[7]	-8797.5	-357
27	V6R	-8712.5	-357
28	V6R	-8627.5	-357
29	SHIELDING[8]	-8542.5	-357
30	V7R	-8457.5	-357
31	V7R	-8372.5	-357
32	SHIELDING[9]	-8287.5	-357
33	V8R	-8202.5	-357
34	V8R	-8117.5	-357
35	SHIELDING[10]	-8032.5	-357

36	V9R	-7947.5	-357
37	V9R	-7862.5	-357
38	SHIELDING[11]	-7777.5	-357
39	V10R	-7692.5	-357
40	V10R	-7607.5	-357
41	SHIELDING[12]	-7522.5	-357
42	V11R	-7437.5	-357
43	V11R	-7352.5	-357
44	SHIELDING[13]	-7267.5	-357
45	V12R	-7182.5	-357
46	V12R	-7097.5	-357
47	SHIELDIN	-7012.5	-357
48	V13R	-6927.5	-357
49	V13R	-6842.5	-357
50	SHIELDING[15]	-6757.5	-357
51	V14R	-6672.5	-357
52	V14R	-6587.5	-357
53	SHIELDING[16]	-6502.5	-357
54	TP0	-6417.5	-357
55	SHIELDING[17]	-6332.5	-357
56	SHIELDING[18]	-6247.5	-357
57	SHIELDING[19]	-6162.5	-357
58	SHIELDING[20]	-6077.5	-357
59	TP5	-5992.5	-357
60	BIST	-5907.5	-357
61	BIST	-5822.5	-357
62	SHIELDING[21]	-5737.5	-357
63	AVDD	-5652.5	-357
64	AVDD	-5567.5	-357
65	AVDD	-5482.5	-357
66	AVDD	-5397.5	-357
67	SHIELDING[22]	-5312.5	-357
68	AGND	-5227.5	-357
69	AGND	-5142.5	-357
70	AGND	-5057.5	-357
71	AGND	-4972.5	-357

72	SHIELDING[23]	-4887.5	-357
73	GND	-4802.5	-357
74	GND	-4717.5	-357
75	GND	-4632.5	-357
76	GND	-4547.5	-357
77	SHIELDING[24]	-4462.5	-357
78	BLKEN	-4377.5	-357
79	BLKEN	-4292.5	-357
80	SHIELDING[25]	-4207.5	-357
81	VDD	-4122.5	-357
82	VDD	-4037.5	-357
83	VDD	-3952.5	-357
84	VDD	-3867.5	-357
85	TP3	-3782.5	-357
86	DBGATE	-3697.5	-357
87	DBGATE	-3612.5	-357
88	SHIELDING[26]	-3527.5	-357
89	MASL	-3442.5	-357
90	MASL	-3357.5	-357
91	SHIELDING[27]	-3272.5	-357
92	MASLOC	-3187.5	-357
93	MASLOC	-3102.5	-357
94	SHIELDING[28]	-3017.5	-357
95	RES[0]	-2932.5	-357
96	RES[0]	-2847.5	-357
97	SHIELDING[29]	-2762.5	-357
98	SHIELDING[30]	-2677.5	-357
99	RES[1]	-2592.5	-357
100	RES[1]	-2507.5	-357
101	CFSEL	-2422.5	-357
102	CFSEL	-2337.5	-357
103	DASHD[1]	-2252.5	-357
104	VSD	-2167.5	-357
105	VSD	-2082.5	-357
106	DASHD[2]	-1997.5	-357
107	HSD	-1912.5	-357

108	HSD	-1827.5	-357
109	DASHD[3]	-1742.5	-357
110	DEN	-1657.5	-357
111	DEN	-1572.5	-357
112	DASHD[4]	-1487.5	-357
113	CLKIN	-1402.5	-357
114	CLKIN	-1317.5	-357
115	DASHD[5]	-1232.5	-357
116	D27	-1147.5	-357
117	D27	-1062.5	-357
118	D26	-977.5	-357
119	D26	-892.5	-357
120	DASHD[6]	-807.5	-357
121	D25	-722.5	-357
122	D25	-637.5	-357
123	D24	-552.5	-357
124	D24	-467.5	-357
125	DASHD[7]	-382.5	-357
126	D23	-297.5	-357
127	D23	-212.5	-357
128	D22	-127.5	-357
129	D22	-42.5	-357
130	DASHD[8]	42.5	-357
131	D21	127.5	-357
132	D21	212.5	-357
133	D20	297.5	-357
134	D20	382.5	-357
135	DASHD[9]	467.5	-357
136	D17	552.5	-357
137	D17	637.5	-357
138	D16	722.5	-357
201	CAS	6077.5	-357
202	GND	6162.5	-357
203	GND	6247.5	-357
204	GND	6332.5	-357
205	GND	6417.5	-357
206	TP2	6502.5	-357
207	V14L	6587.5	-357
208	V14L	6672.5	-357

139	D16	807.5	-357
140	DASHD[10]	892.5	-357
141	D15	977.5	-357
142	D15	1062.5	-357
143	D14	1147.5	-357
144	D14	1232.5	-357
145	DASHD[11]	1317.5	-357
146	D13	1402.5	-357
147	D13	1487.5	-357
148	D12	1572.5	-357
149	D12	1657.5	-357
150	DASHD[12]	1742.5	-357
151	D11	1827.5	-357
152	D11	1912.5	-357
153	D10	1997.5	-357
154	D10	2082.5	-357
155	DASHD[13]	2167.5	-357
156	D07	2252.5	-357
157	D07	2337.5	-357
158	D06	2422.5	-357
159	D06	2507.5	-357
160	DASHD[14]	2592.5	-357
161	D05	2677.5	-357
162	D05	2762.5	-357
163	D04	2847.5	-357
164	D04	2932.5	-357
165	DASHD[15]	3017.5	-357
166	D03	3102.5	-357
167	D03	3187.5	-357
168	D02	3272.5	-357
169	D02	3357.5	-357
209	SHIELDING[38]	6757.5	-357
210	V13L	6842.5	-357
211	V13L	6927.5	-357
212	SHIELDING[39]	7012.5	-357
213	V12L	7097.5	-357
214	V12L	7182.5	-357
215	SHIELDING[40]	7267.5	-357
216	V11L	7352.5	-357

170	DASHD[16]	3442.5	-357
171	D01	3527.5	-357
172	D01	3612.5	-357
173	D00	3697.5	-357
174	D00	3782.5	-357
175	DASHD[17]	3867.5	-357
176	SHIELDING[31]	3952.5	-357
177	MODE	4037.5	-357
178	MODE	4122.5	-357
179	CLKPOL	4207.5	-357
180	CLKPOL	4292.5	-357
181	SHIELDING[32]	4377.5	-357
182	DITHB	4462.5	-357
183	DITHB	4547.5	-357
184	SHIELDING[33]	4632.5	-357
185	SHLR	4717.5	-357
186	SHLR	4802.5	-357
187	SHIELDING[34]	4887.5	-357
188	UPDN	4972.5	-357
189	UPDN	5057.5	-357
190	SHIELDING[35]	5142.5	-357
191	STBYB	5227.5	-357
192	STBYB	5312.5	-357
193	SHIELDING[36]	5397.5	-357
194	RSTB	5482.5	-357
195	RSTB	5567.5	-357
196	SHIELDING[37]	5652.5	-357
197	VDD	5737.5	-357
198	VDD	5822.5	-357
199	VDD	5907.5	-357
200	VDD	5992.5	-357
217	V11L	7437.5	-357
218	SHIELDING[41]	7522.5	-357
219	V10L	7607.5	-357
220	V10L	7692.5	-357
221	SHIELDING[42]	7777.5	-357
222	V9L	7862.5	-357
223	V9L	7947.5	-357
224	SHIELDING[43]	8032.5	-357

225	V8L	8117.5	-357	263	DATL[15]	11049	-203	301	SO[17]	10348.5	217
226	V8L	8202.5	-357	264	DATL[14]	11179	-163	302	SO[18]	10331.5	357
227	SHIELDING[44]	8287.5	-357	265	DATL[13]	11049	-123	303	SO[19]	10314.5	77
228	V7L	8372.5	-357	266	DATL[12]	11179	-83	304	SO[20]	10297.5	217
229	V7L	8457.5	-357	267	DATL[11]	11049	-43	305	SO[21]	10280.5	357
230	SHIELDING[45]	8542.5	-357	268	DATL[10]	11179	-3	306	SO[22]	10263.5	77
231	V6L	8627.5	-357	269	DATL[9]	11049	37	307	SO[23]	10246.5	217
232	V6L	8712.5	-357	270	DATL[8]	11179	77	308	SO[24]	10229.5	357
233	SHIELDING[46]	8797.5	-357	271	DATL[7]	11049	117	309	SO[25]	10212.5	77
234	V5L	8882.5	-357	272	DATL[6]	11179	157	310	SO[26]	10195.5	217
235	V5L	8967.5	-357	273	DATL[5]	11049	197	311	SO[27]	10178.5	357
236	SHIELDING[47]	9052.5	-357	274	DATL[4]	11179	237	312	SO[28]	10161.5	77
237	V4L	9137.5	-357	275	DATL[3]	11049	277	313	SO[29]	10144.5	217
238	V4L	9222.5	-357	276	DATL[2]	11179	317	314	SO[30]	10127.5	357
239	SHIELDING[48]	9307.5	-357	277	DATL[1]	11049	357	315	SO[31]	10110.5	77
240	V3L	9392.5	-357	278	DATL[0]	11179	397	316	SO[32]	10093.5	217
241	V3L	9477.5	-357	279	POLL	10914	377	317	SO[33]	10076.5	357
242	SHIELDING[49]	9562.5	-357	280	LDL	10864	377	318	SO[34]	10059.5	77
243	V2L	9647.5	-357	281	SYNCL	10814	377	319	SO[35]	10042.5	217
244	V2L	9732.5	-357	282	COM2_T	10764	377	320	SO[36]	10025.5	357
245	SHIELDING[50]	9817.5	-357	283	COM2_T	10714	377	321	SO[37]	10008.5	77
246	V1L	9902.5	-357	284	SHIELDING[55]	10664	377	322	SO[38]	9991.5	217
247	V1L	9987.5	-357	285	SO[1]	10620.5	77	323	SO[39]	9974.5	357
248	SHIELDING[51]	10072.5	-357	286	SO[2]	10603.5	217	324	SO[40]	9957.5	77
249	AVDD	10157.5	-357	287	SO[3]	10586.5	357	325	SO[41]	9940.5	217
250	AVDD	10242.5	-357	288	SO[4]	10569.5	77	326	SO[42]	9923.5	357
251	AVDD	10327.5	-357	289	SO[5]	10552.5	217	327	SO[43]	9906.5	77
252	AVDD	10412.5	-357	290	SO[6]	10535.5	357	328	SO[44]	9889.5	217
253	TP1	10497.5	-357	291	SO[7]	10518.5	77	329	SO[45]	9872.5	357
254	COM2_B	10582.5	-357	292	SO[8]	10501.5	217	330	SO[46]	9855.5	77
255	COM2_B	10667.5	-357	293	SO[9]	10484.5	357	331	SO[47]	9838.5	217
256	SHIELDING[52]	10752.5	-357	294	SO[10]	10467.5	77	332	SO[48]	9821.5	357
257	SHIELDING[53]	10837.5	-357	295	SO[11]	10450.5	217	333	SO[49]	9804.5	77
258	SHIELDING[54]	10922.5	-357	296	SO[12]	10433.5	357	334	SO[50]	9787.5	217
259	DCLKL	11049	-363	297	SO[13]	10416.5	77	335	SO[51]	9770.5	357
260	DIOL	11179	-323	298	SO[14]	10399.5	217	336	SO[52]	9753.5	77
261	DATL[17]	11049	-283	299	SO[15]	10382.5	357	337	SO[53]	9736.5	217
262	DATL[16]	11179	-243	300	SO[16]	10365.5	77	338	SO[54]	9719.5	357

339	SO[55]	9702.5	77	377	SO[93]	9056.5	357	415	SO[131]	8410.5	217
340	SO[56]	9685.5	217	378	SO[94]	9039.5	77	416	SO[132]	8393.5	357
341	SO[57]	9668.5	357	379	SO[95]	9022.5	217	417	SO[133]	8376.5	77
342	SO[58]	9651.5	77	380	SO[96]	9005.5	357	418	SO[134]	8359.5	217
343	SO[59]	9634.5	217	381	SO[97]	8988.5	77	419	SO[135]	8342.5	357
344	SO[60]	9617.5	357	382	SO[98]	8971.5	217	420	SO[136]	8325.5	77
345	SO[61]	9600.5	77	383	SO[99]	8954.5	357	421	SO[137]	8308.5	217
346	SO[62]	9583.5	217	384	SO[100]	8937.5	77	422	SO[138]	8291.5	357
347	SO[63]	9566.5	357	385	SO[101]	8920.5	217	423	SO[139]	8274.5	77
348	SO[64]	9549.5	77	386	SO[102]	8903.5	357	424	SO[140]	8257.5	217
349	SO[65]	9532.5	217	387	SO[103]	8886.5	77	425	SO[141]	8240.5	357
350	SO[66]	9515.5	357	388	SO[104]	8869.5	217	426	SO[142]	8223.5	77
351	SO[67]	9498.5	77	389	SO[105]	8852.5	357	427	SO[143]	8206.5	217
352	SO[68]	9481.5	217	390	SO[106]	8835.5	77	428	SO[144]	8189.5	357
353	SO[69]	9464.5	357	391	SO[107]	8818.5	217	429	SO[145]	8172.5	77
354	SO[70]	9447.5	77	392	SO[108]	8801.5	357	430	SO[146]	8155.5	217
355	SO[71]	9430.5	217	393	SO[109]	8784.5	77	431	SO[147]	8138.5	357
356	SO[72]	9413.5	357	394	SO[110]	8767.5	217	432	SO[148]	8121.5	77
357	SO[73]	9396.5	77	395	SO[111]	8750.5	357	433	SO[149]	8104.5	217
358	SO[74]	9379.5	217	396	SO[112]	8733.5	77	434	SO[150]	8087.5	357
359	SO[75]	9362.5	357	397	SO[113]	8716.5	217	435	SO[151]	8070.5	77
360	SO[76]	9345.5	77	398	SO[114]	8699.5	357	436	SO[152]	8053.5	217
361	SO[77]	9328.5	217	399	SO[115]	8682.5	77	437	SO[153]	8036.5	357
362	SO[78]	9311.5	357	400	SO[116]	8665.5	217	438	SO[154]	8019.5	77
363	SO[79]	9294.5	77	401	SO[117]	8648.5	357	439	SO[155]	8002.5	217
364	SO[80]	9277.5	217	402	SO[118]	8631.5	77	440	SO[156]	7985.5	357
365	SO[81]	9260.5	357	403	SO[119]	8614.5	217	441	SO[157]	7968.5	77
366	SO[82]	9243.5	77	404	SO[120]	8597.5	357	442	SO[158]	7951.5	217
367	SO[83]	9226.5	217	405	SO[121]	8580.5	77	443	SO[159]	7934.5	357
368	SO[84]	9209.5	357	406	SO[122]	8563.5	217	444	SO[160]	7917.5	77
369	SO[85]	9192.5	77	407	SO[123]	8546.5	357	445	SO[161]	7900.5	217
370	SO[86]	9175.5	217	408	SO[124]	8529.5	77	446	SO[162]	7883.5	357
371	SO[87]	9158.5	357	409	SO[125]	8512.5	217	447	SO[163]	7866.5	77
372	SO[88]	9141.5	77	410	SO[126]	8495.5	357	448	SO[164]	7849.5	217
373	SO[89]	9124.5	217	411	SO[127]	8478.5	77	449	SO[165]	7832.5	357
374	SO[90]	9107.5	357	412	SO[128]	8461.5	217	450	SO[166]	7815.5	77
375	SO[91]	9090.5	77	413	SO[129]	8444.5	357	451	SO[167]	7798.5	217
376	SO[92]	9073.5	217	414	SO[130]	8427.5	77	452	SO[168]	7781.5	357

453	SO[169]	7764.5	77	491	SO[207]	7118.5	357	529	SO[245]	6472.5	217
454	SO[170]	7747.5	217	492	SO[208]	7101.5	77	530	SO[246]	6455.5	357
455	SO[171]	7730.5	357	493	SO[209]	7084.5	217	531	SO[247]	6438.5	77
456	SO[172]	7713.5	77	494	SO[210]	7067.5	357	532	SO[248]	6421.5	217
457	SO[173]	7696.5	217	495	SO[211]	7050.5	77	533	SO[249]	6404.5	357
458	SO[174]	7679.5	357	496	SO[212]	7033.5	217	534	SO[250]	6387.5	77
459	SO[175]	7662.5	77	497	SO[213]	7016.5	357	535	SO[251]	6370.5	217
460	SO[176]	7645.5	217	498	SO[214]	6999.5	77	536	SO[252]	6353.5	357
461	SO[177]	7628.5	357	499	SO[215]	6982.5	217	537	SO[253]	6336.5	77
462	SO[178]	7611.5	77	500	SO[216]	6965.5	357	538	SO[254]	6319.5	217
463	SO[179]	7594.5	217	501	SO[217]	6948.5	77	539	SO[255]	6302.5	357
464	SO[180]	7577.5	357	502	SO[218]	6931.5	217	540	SO[256]	6285.5	77
465	SO[181]	7560.5	77	503	SO[219]	6914.5	357	541	SO[257]	6268.5	217
466	SO[182]	7543.5	217	504	SO[220]	6897.5	77	542	SO[258]	6251.5	357
467	SO[183]	7526.5	357	505	SO[221]	6880.5	217	543	SO[259]	6234.5	77
468	SO[184]	7509.5	77	506	SO[222]	6863.5	357	544	SO[260]	6217.5	217
469	SO[185]	7492.5	217	507	SO[223]	6846.5	77	545	SO[261]	6200.5	357
470	SO[186]	7475.5	357	508	SO[224]	6829.5	217	546	SO[262]	6183.5	77
471	SO[187]	7458.5	77	509	SO[225]	6812.5	357	547	SO[263]	6166.5	217
472	SO[188]	7441.5	217	510	SO[226]	6795.5	77	548	SO[264]	6149.5	357
473	SO[189]	7424.5	357	511	SO[227]	6778.5	217	549	SO[265]	6132.5	77
474	SO[190]	7407.5	77	512	SO[228]	6761.5	357	550	SO[266]	6115.5	217
475	SO[191]	7390.5	217	513	SO[229]	6744.5	77	551	SO[267]	6098.5	357
476	SO[192]	7373.5	357	514	SO[230]	6727.5	217	552	SO[268]	6081.5	77
477	SO[193]	7356.5	77	515	SO[231]	6710.5	357	553	SO[269]	6064.5	217
478	SO[194]	7339.5	217	516	SO[232]	6693.5	77	554	SO[270]	6047.5	357
479	SO[195]	7322.5	357	517	SO[233]	6676.5	217	555	SO[271]	6030.5	77
480	SO[196]	7305.5	77	518	SO[234]	6659.5	357	556	SO[272]	6013.5	217
481	SO[197]	7288.5	217	519	SO[235]	6642.5	77	557	SO[273]	5996.5	357
482	SO[198]	7271.5	357	520	SO[236]	6625.5	217	558	SO[274]	5979.5	77
483	SO[199]	7254.5	77	521	SO[237]	6608.5	357	559	SO[275]	5962.5	217
484	SO[200]	7237.5	217	522	SO[238]	6591.5	77	560	SO[276]	5945.5	357
485	SO[201]	7220.5	357	523	SO[239]	6574.5	217	561	SO[277]	5928.5	77
486	SO[202]	7203.5	77	524	SO[240]	6557.5	357	562	SO[278]	5911.5	217
487	SO[203]	7186.5	217	525	SO[241]	6540.5	77	563	SO[279]	5894.5	357
488	SO[204]	7169.5	357	526	SO[242]	6523.5	217	564	SO[280]	5877.5	77
489	SO[205]	7152.5	77	527	SO[243]	6506.5	357	565	SO[281]	5860.5	217
490	SO[206]	7135.5	217	528	SO[244]	6489.5	77	566	SO[282]	5843.5	357

567	SO[283]	5826.5	77	605	SO[321]	5180.5	357	643	SO[359]	4534.5	217
568	SO[284]	5809.5	217	606	SO[322]	5163.5	77	644	SO[360]	4517.5	357
569	SO[285]	5792.5	357	607	SO[323]	5146.5	217	645	SO[361]	4500.5	77
570	SO[286]	5775.5	77	608	SO[324]	5129.5	357	646	SO[362]	4483.5	217
571	SO[287]	5758.5	217	609	SO[325]	5112.5	77	647	SO[363]	4466.5	357
572	SO[288]	5741.5	357	610	SO[326]	5095.5	217	648	SO[364]	4449.5	77
573	SO[289]	5724.5	77	611	SO[327]	5078.5	357	649	SO[365]	4432.5	217
574	SO[290]	5707.5	217	612	SO[328]	5061.5	77	650	SO[366]	4415.5	357
575	SO[291]	5690.5	357	613	SO[329]	5044.5	217	651	SO[367]	4398.5	77
576	SO[292]	5673.5	77	614	SO[330]	5027.5	357	652	SO[368]	4381.5	217
577	SO[293]	5656.5	217	615	SO[331]	5010.5	77	653	SO[369]	4364.5	357
578	SO[294]	5639.5	357	616	SO[332]	4993.5	217	654	SO[370]	4347.5	77
579	SO[295]	5622.5	77	617	SO[333]	4976.5	357	655	SO[371]	4330.5	217
580	SO[296]	5605.5	217	618	SO[334]	4959.5	77	656	SO[372]	4313.5	357
581	SO[297]	5588.5	357	619	SO[335]	4942.5	217	657	SO[373]	4296.5	77
582	SO[298]	5571.5	77	620	SO[336]	4925.5	357	658	SO[374]	4279.5	217
583	SO[299]	5554.5	217	621	SO[337]	4908.5	77	659	SO[375]	4262.5	357
584	SO[300]	5537.5	357	622	SO[338]	4891.5	217	660	SO[376]	4245.5	77
585	SO[301]	5520.5	77	623	SO[339]	4874.5	357	661	SO[377]	4228.5	217
586	SO[302]	5503.5	217	624	SO[340]	4857.5	77	662	SO[378]	4211.5	357
587	SO[303]	5486.5	357	625	SO[341]	4840.5	217	663	SO[379]	4194.5	77
588	SO[304]	5469.5	77	626	SO[342]	4823.5	357	664	SO[380]	4177.5	217
589	SO[305]	5452.5	217	627	SO[343]	4806.5	77	665	SO[381]	4160.5	357
590	SO[306]	5435.5	357	628	SO[344]	4789.5	217	666	SO[382]	4143.5	77
591	SO[307]	5418.5	77	629	SO[345]	4772.5	357	667	SO[383]	4126.5	217
592	SO[308]	5401.5	217	630	SO[346]	4755.5	77	668	SO[384]	4109.5	357
593	SO[309]	5384.5	357	631	SO[347]	4738.5	217	669	SO[385]	4092.5	77
594	SO[310]	5367.5	77	632	SO[348]	4721.5	357	670	SO[386]	4075.5	217
595	SO[311]	5350.5	217	633	SO[349]	4704.5	77	671	SO[387]	4058.5	357
596	SO[312]	5333.5	357	634	SO[350]	4687.5	217	672	SO[388]	4041.5	77
597	SO[313]	5316.5	77	635	SO[351]	4670.5	357	673	SO[389]	4024.5	217
598	SO[314]	5299.5	217	636	SO[352]	4653.5	77	674	SO[390]	4007.5	357
599	SO[315]	5282.5	357	637	SO[353]	4636.5	217	675	SO[391]	3990.5	77
600	SO[316]	5265.5	77	638	SO[354]	4619.5	357	676	SO[392]	3973.5	217
601	SO[317]	5248.5	217	639	SO[355]	4602.5	77	677	SO[393]	3956.5	357
602	SO[318]	5231.5	357	640	SO[356]	4585.5	217	678	SO[394]	3939.5	77
603	SO[319]	5214.5	77	641	SO[357]	4568.5	357	679	SO[395]	3922.5	217
604	SO[320]	5197.5	217	642	SO[358]	4551.5	77	680	SO[396]	3905.5	357

681	SO[397]	3888.5	77	719	SO[435]	3242.5	357	757	SO[473]	2596.5	217
682	SO[398]	3871.5	217	720	SO[436]	3225.5	77	758	SO[474]	2579.5	357
683	SO[399]	3854.5	357	721	SO[437]	3208.5	217	759	SO[475]	2562.5	77
684	SO[400]	3837.5	77	722	SO[438]	3191.5	357	760	SO[476]	2545.5	217
685	SO[401]	3820.5	217	723	SO[439]	3174.5	77	761	SO[477]	2528.5	357
686	SO[402]	3803.5	357	724	SO[440]	3157.5	217	762	SO[478]	2511.5	77
687	SO[403]	3786.5	77	725	SO[441]	3140.5	357	763	SO[479]	2494.5	217
688	SO[404]	3769.5	217	726	SO[442]	3123.5	77	764	SO[480]	2477.5	357
689	SO[405]	3752.5	357	727	SO[443]	3106.5	217	765	SO[481]	2460.5	77
690	SO[406]	3735.5	77	728	SO[444]	3089.5	357	766	SO[482]	2443.5	217
691	SO[407]	3718.5	217	729	SO[445]	3072.5	77	767	SO[483]	2426.5	357
692	SO[408]	3701.5	357	730	SO[446]	3055.5	217	768	SO[484]	2409.5	77
693	SO[409]	3684.5	77	731	SO[447]	3038.5	357	769	SO[485]	2392.5	217
694	SO[410]	3667.5	217	732	SO[448]	3021.5	77	770	SO[486]	2375.5	357
695	SO[411]	3650.5	357	733	SO[449]	3004.5	217	771	SO[487]	2358.5	77
696	SO[412]	3633.5	77	734	SO[450]	2987.5	357	772	SO[488]	2341.5	217
697	SO[413]	3616.5	217	735	SO[451]	2970.5	77	773	SO[489]	2324.5	357
698	SO[414]	3599.5	357	736	SO[452]	2953.5	217	774	SO[490]	2307.5	77
699	SO[415]	3582.5	77	737	SO[453]	2936.5	357	775	SO[491]	2290.5	217
700	SO[416]	3565.5	217	738	SO[454]	2919.5	77	776	SO[492]	2273.5	357
701	SO[417]	3548.5	357	739	SO[455]	2902.5	217	777	SO[493]	2256.5	77
702	SO[418]	3531.5	77	740	SO[456]	2885.5	357	778	SO[494]	2239.5	217
703	SO[419]	3514.5	217	741	SO[457]	2868.5	77	779	SO[495]	2222.5	357
704	SO[420]	3497.5	357	742	SO[458]	2851.5	217	780	SO[496]	2205.5	77
705	SO[421]	3480.5	77	743	SO[459]	2834.5	357	781	SO[497]	2188.5	217
706	SO[422]	3463.5	217	744	SO[460]	2817.5	77	782	SO[498]	2171.5	357
707	SO[423]	3446.5	357	745	SO[461]	2800.5	217	783	SO[499]	2154.5	77
708	SO[424]	3429.5	77	746	SO[462]	2783.5	357	784	SO[500]	2137.5	217
709	SO[425]	3412.5	217	747	SO[463]	2766.5	77	785	SO[501]	2120.5	357
710	SO[426]	3395.5	357	748	SO[464]	2749.5	217	786	SO[502]	2103.5	77
711	SO[427]	3378.5	77	749	SO[465]	2732.5	357	787	SO[503]	2086.5	217
712	SO[428]	3361.5	217	750	SO[466]	2715.5	77	788	SO[504]	2069.5	357
713	SO[429]	3344.5	357	751	SO[467]	2698.5	217	789	SO[505]	2052.5	77
714	SO[430]	3327.5	77	752	SO[468]	2681.5	357	790	SO[506]	2035.5	217
715	SO[431]	3310.5	217	753	SO[469]	2664.5	77	791	SO[507]	2018.5	357
716	SO[432]	3293.5	357	754	SO[470]	2647.5	217	792	SO[508]	2001.5	77
717	SO[433]	3276.5	77	755	SO[471]	2630.5	357	793	SO[509]	1984.5	217
718	SO[434]	3259.5	217	756	SO[472]	2613.5	77	794	SO[510]	1967.5	357

795	SO[511]	1950.5	77	833	SO[549]	1304.5	357	871	SO[587]	658.5	217
796	SO[512]	1933.5	217	834	SO[550]	1287.5	77	872	SO[588]	641.5	357
797	SO[513]	1916.5	357	835	SO[551]	1270.5	217	873	SO[589]	624.5	77
798	SO[514]	1899.5	77	836	SO[552]	1253.5	357	874	SO[590]	607.5	217
799	SO[515]	1882.5	217	837	SO[553]	1236.5	77	875	SO[591]	590.5	357
800	SO[516]	1865.5	357	838	SO[554]	1219.5	217	876	SO[592]	573.5	77
801	SO[517]	1848.5	77	839	SO[555]	1202.5	357	877	SO[593]	556.5	217
802	SO[518]	1831.5	217	840	SO[556]	1185.5	77	878	SO[594]	539.5	357
803	SO[519]	1814.5	357	841	SO[557]	1168.5	217	879	SO[595]	522.5	77
804	SO[520]	1797.5	77	842	SO[558]	1151.5	357	880	SO[596]	505.5	217
805	SO[521]	1780.5	217	843	SO[559]	1134.5	77	881	SO[597]	488.5	357
806	SO[522]	1763.5	357	844	SO[560]	1117.5	217	882	SO[598]	471.5	77
807	SO[523]	1746.5	77	845	SO[561]	1100.5	357	883	SO[599]	454.5	217
808	SO[524]	1729.5	217	846	SO[562]	1083.5	77	884	SO[600]	437.5	357
809	SO[525]	1712.5	357	847	SO[563]	1066.5	217	885	SHIELDING[56]	403.5	357
810	SO[526]	1695.5	77	848	SO[564]	1049.5	357	886	SHIELDING[57]	369.5	357
811	SO[527]	1678.5	217	849	SO[565]	1032.5	77	887	SHIELDING[58]	335.5	357
812	SO[528]	1661.5	357	850	SO[566]	1015.5	217	888	SHIELDING[59]	301.5	357
813	SO[529]	1644.5	77	851	SO[567]	998.5	357	889	SHIELDING[60]	267.5	357
814	SO[530]	1627.5	217	852	SO[568]	981.5	77	890	SHIELDING[61]	233.5	357
815	SO[531]	1610.5	357	853	SO[569]	964.5	217	891	SHIELDING[62]	-233.5	357
816	SO[532]	1593.5	77	854	SO[570]	947.5	357	892	SHIELDING[63]	-267.5	357
817	SO[533]	1576.5	217	855	SO[571]	930.5	77	893	SHIELDING[64]	-301.5	357
818	SO[534]	1559.5	357	856	SO[572]	913.5	217	894	SHIELDING[65]	-335.5	357
819	SO[535]	1542.5	77	857	SO[573]	896.5	357	895	SHIELDING[66]	-369.5	357
820	SO[536]	1525.5	217	858	SO[574]	879.5	77	896	SHIELDING[67]	-403.5	357
821	SO[537]	1508.5	357	859	SO[575]	862.5	217	897	SO[601]	-437.5	357
822	SO[538]	1491.5	77	860	SO[576]	845.5	357	898	SO[602]	-454.5	217
823	SO[539]	1474.5	217	861	SO[577]	828.5	77	899	SO[603]	-471.5	77
824	SO[540]	1457.5	357	862	SO[578]	811.5	217	900	SO[604]	-488.5	357
825	SO[541]	1440.5	77	863	SO[579]	794.5	357	901	SO[605]	-505.5	217
826	SO[542]	1423.5	217	864	SO[580]	777.5	77	902	SO[606]	-522.5	77
827	SO[543]	1406.5	357	865	SO[581]	760.5	217	903	SO[607]	-539.5	357
828	SO[544]	1389.5	77	866	SO[582]	743.5	357	904	SO[608]	-556.5	217
829	SO[545]	1372.5	217	867	SO[583]	726.5	77	905	SO[609]	-573.5	77
830	SO[546]	1355.5	357	868	SO[584]	709.5	217	906	SO[610]	-590.5	357
831	SO[547]	1338.5	77	869	SO[585]	692.5	357	907	SO[611]	-607.5	217
832	SO[548]	1321.5	217	870	SO[586]	675.5	77	908	SO[612]	-624.5	77

909	SO[613]	-641.5	357
910	SO[614]	-658.5	217
911	SO[615]	-675.5	77
912	SO[616]	-692.5	357
913	SO[617]	-709.5	217
914	SO[618]	-726.5	77
915	SO[619]	-743.5	357
916	SO[620]	-760.5	217
917	SO[621]	-777.5	77
918	SO[622]	-794.5	357
919	SO[623]	-811.5	217
920	SO[624]	-828.5	77
921	SO[625]	-845.5	357
922	SO[626]	-862.5	217
923	SO[627]	-879.5	77
924	SO[628]	-896.5	357
925	SO[629]	-913.5	217
926	SO[630]	-930.5	77
927	SO[631]	-947.5	357
928	SO[632]	-964.5	217
929	SO[633]	-981.5	77
930	SO[634]	-998.5	357
931	SO[635]	-1015.5	217
932	SO[636]	-1032.5	77
933	SO[637]	-1049.5	357
934	SO[638]	-1066.5	217
935	SO[639]	-1083.5	77
936	SO[640]	-1100.5	357
937	SO[641]	-1117.5	217
938	SO[642]	-1134.5	77
939	SO[643]	-1151.5	357
940	SO[644]	-1168.5	217
941	SO[645]	-1185.5	77
942	SO[646]	-1202.5	357
943	SO[647]	-1219.5	217
944	SO[648]	-1236.5	77
945	SO[649]	-1253.5	357
946	SO[650]	-1270.5	217

947	SO[651]	-1287.5	77
948	SO[652]	-1304.5	357
949	SO[653]	-1321.5	217
950	SO[654]	-1338.5	77
951	SO[655]	-1355.5	357
952	SO[656]	-1372.5	217
953	SO[657]	-1389.5	77
954	SO[658]	-1406.5	357
955	SO[659]	-1423.5	217
956	SO[660]	-1440.5	77
957	SO[661]	-1457.5	357
958	SO[662]	-1474.5	217
959	SO[663]	-1491.5	77
960	SO[664]	-1508.5	357
961	SO[665]	-1525.5	217
962	SO[666]	-1542.5	77
963	SO[667]	-1559.5	357
964	SO[668]	-1576.5	217
965	SO[669]	-1593.5	77
966	SO[670]	-1610.5	357
967	SO[671]	-1627.5	217
968	SO[672]	-1644.5	77
969	SO[673]	-1661.5	357
970	SO[674]	-1678.5	217
971	SO[675]	-1695.5	77
972	SO[676]	-1712.5	357
973	SO[677]	-1729.5	217
974	SO[678]	-1746.5	77
975	SO[679]	-1763.5	357
976	SO[680]	-1780.5	217
977	SO[681]	-1797.5	77
978	SO[682]	-1814.5	357
979	SO[683]	-1831.5	217
980	SO[684]	-1848.5	77
981	SO[685]	-1865.5	357
982	SO[686]	-1882.5	217
983	SO[687]	-1899.5	77
984	SO[688]	-1916.5	357

985	SO[689]	-1933.5	217
986	SO[690]	-1950.5	77
987	SO[691]	-1967.5	357
988	SO[692]	-1984.5	217
989	SO[693]	-2001.5	77
990	SO[694]	-2018.5	357
991	SO[695]	-2035.5	217
992	SO[696]	-2052.5	77
993	SO[697]	-2069.5	357
994	SO[698]	-2086.5	217
995	SO[699]	-2103.5	77
996	SO[700]	-2120.5	357
997	SO[701]	-2137.5	217
998	SO[702]	-2154.5	77
999	SO[703]	-2171.5	357
1000	SO[704]	-2188.5	217
1001	SO[705]	-2205.5	77
1002	SO[706]	-2222.5	357
1003	SO[707]	-2239.5	217
1004	SO[708]	-2256.5	77
1005	SO[709]	-2273.5	357
1006	SO[710]	-2290.5	217
1007	SO[711]	-2307.5	77
1008	SO[712]	-2324.5	357
1009	SO[713]	-2341.5	217
1010	SO[714]	-2358.5	77
1011	SO[715]	-2375.5	357
1012	SO[716]	-2392.5	217
1013	SO[717]	-2409.5	77
1014	SO[718]	-2426.5	357
1015	SO[719]	-2443.5	217
1016	SO[720]	-2460.5	77
1017	SO[721]	-2477.5	357
1018	SO[722]	-2494.5	217
1019	SO[723]	-2511.5	77
1020	SO[724]	-2528.5	357
1021	SO[725]	-2545.5	217
1022	SO[726]	-2562.5	77

1023	SO[727]	-2579.5	357	1061	SO[765]	-3225.5	77	1099	SO[803]	-3871.5	217
1024	SO[728]	-2596.5	217	1062	SO[766]	-3242.5	357	1100	SO[804]	-3888.5	77
1025	SO[729]	-2613.5	77	1063	SO[767]	-3259.5	217	1101	SO[805]	-3905.5	357
1026	SO[730]	-2630.5	357	1064	SO[768]	-3276.5	77	1102	SO[806]	-3922.5	217
1027	SO[731]	-2647.5	217	1065	SO[769]	-3293.5	357	1103	SO[807]	-3939.5	77
1028	SO[732]	-2664.5	77	1066	SO[770]	-3310.5	217	1104	SO[808]	-3956.5	357
1029	SO[733]	-2681.5	357	1067	SO[771]	-3327.5	77	1105	SO[809]	-3973.5	217
1030	SO[734]	-2698.5	217	1068	SO[772]	-3344.5	357	1106	SO[810]	-3990.5	77
1031	SO[735]	-2715.5	77	1069	SO[773]	-3361.5	217	1107	SO[811]	-4007.5	357
1032	SO[736]	-2732.5	357	1070	SO[774]	-3378.5	77	1108	SO[812]	-4024.5	217
1033	SO[737]	-2749.5	217	1071	SO[775]	-3395.5	357	1109	SO[813]	-4041.5	77
1034	SO[738]	-2766.5	77	1072	SO[776]	-3412.5	217	1110	SO[814]	-4058.5	357
1035	SO[739]	-2783.5	357	1073	SO[777]	-3429.5	77	1111	SO[815]	-4075.5	217
1036	SO[740]	-2800.5	217	1074	SO[778]	-3446.5	357	1112	SO[816]	-4092.5	77
1037	SO[741]	-2817.5	77	1075	SO[779]	-3463.5	217	1113	SO[817]	-4109.5	357
1038	SO[742]	-2834.5	357	1076	SO[780]	-3480.5	77	1114	SO[818]	-4126.5	217
1039	SO[743]	-2851.5	217	1077	SO[781]	-3497.5	357	1115	SO[819]	-4143.5	77
1040	SO[744]	-2868.5	77	1078	SO[782]	-3514.5	217	1116	SO[820]	-4160.5	357
1041	SO[745]	-2885.5	357	1079	SO[783]	-3531.5	77	1117	SO[821]	-4177.5	217
1042	SO[746]	-2902.5	217	1080	SO[784]	-3548.5	357	1118	SO[822]	-4194.5	77
1043	SO[747]	-2919.5	77	1081	SO[785]	-3565.5	217	1119	SO[823]	-4211.5	357
1044	SO[748]	-2936.5	357	1082	SO[786]	-3582.5	77	1120	SO[824]	-4228.5	217
1045	SO[749]	-2953.5	217	1083	SO[787]	-3599.5	357	1121	SO[825]	-4245.5	77
1046	SO[750]	-2970.5	77	1084	SO[788]	-3616.5	217	1122	SO[826]	-4262.5	357
1047	SO[751]	-2987.5	357	1085	SO[789]	-3633.5	77	1123	SO[827]	-4279.5	217
1048	SO[752]	-3004.5	217	1086	SO[790]	-3650.5	357	1124	SO[828]	-4296.5	77
1049	SO[753]	-3021.5	77	1087	SO[791]	-3667.5	217	1125	SO[829]	-4313.5	357
1050	SO[754]	-3038.5	357	1088	SO[792]	-3684.5	77	1126	SO[830]	-4330.5	217
1051	SO[755]	-3055.5	217	1089	SO[793]	-3701.5	357	1127	SO[831]	-4347.5	77
1052	SO[756]	-3072.5	77	1090	SO[794]	-3718.5	217	1128	SO[832]	-4364.5	357
1053	SO[757]	-3089.5	357	1091	SO[795]	-3735.5	77	1129	SO[833]	-4381.5	217
1054	SO[758]	-3106.5	217	1092	SO[796]	-3752.5	357	1130	SO[834]	-4398.5	77
1055	SO[759]	-3123.5	77	1093	SO[797]	-3769.5	217	1131	SO[835]	-4415.5	357
1056	SO[760]	-3140.5	357	1094	SO[798]	-3786.5	77	1132	SO[836]	-4432.5	217
1057	SO[761]	-3157.5	217	1095	SO[799]	-3803.5	357	1133	SO[837]	-4449.5	77
1058	SO[762]	-3174.5	77	1096	SO[800]	-3820.5	217	1134	SO[838]	-4466.5	357
1059	SO[763]	-3191.5	357	1097	SO[801]	-3837.5	77	1135	SO[839]	-4483.5	217
1060	SO[764]	-3208.5	217	1098	SO[802]	-3854.5	357	1136	SO[840]	-4500.5	77

1137	SO[841]	-4517.5	357
1138	SO[842]	-4534.5	217
1139	SO[843]	-4551.5	77
1140	SO[844]	-4568.5	357
1141	SO[845]	-4585.5	217
1142	SO[846]	-4602.5	77
1143	SO[847]	-4619.5	357
1144	SO[848]	-4636.5	217
1145	SO[849]	-4653.5	77
1146	SO[850]	-4670.5	357
1147	SO[851]	-4687.5	217
1148	SO[852]	-4704.5	77
1149	SO[853]	-4721.5	357
1150	SO[854]	-4738.5	217
1151	SO[855]	-4755.5	77
1152	SO[856]	-4772.5	357
1153	SO[857]	-4789.5	217
1154	SO[858]	-4806.5	77
1155	SO[859]	-4823.5	357
1156	SO[860]	-4840.5	217
1157	SO[861]	-4857.5	77
1158	SO[862]	-4874.5	357
1159	SO[863]	-4891.5	217
1160	SO[864]	-4908.5	77
1161	SO[865]	-4925.5	357
1162	SO[866]	-4942.5	217
1163	SO[867]	-4959.5	77
1164	SO[868]	-4976.5	357
1165	SO[869]	-4993.5	217
1166	SO[870]	-5010.5	77
1167	SO[871]	-5027.5	357
1168	SO[872]	-5044.5	217
1169	SO[873]	-5061.5	77
1170	SO[874]	-5078.5	357
1171	SO[875]	-5095.5	217
1172	SO[876]	-5112.5	77
1173	SO[877]	-5129.5	357
1174	SO[878]	-5146.5	217

1175	SO[879]	-5163.5	77
1176	SO[880]	-5180.5	357
1177	SO[881]	-5197.5	217
1178	SO[882]	-5214.5	77
1179	SO[883]	-5231.5	357
1180	SO[884]	-5248.5	217
1181	SO[885]	-5265.5	77
1182	SO[886]	-5282.5	357
1183	SO[887]	-5299.5	217
1184	SO[888]	-5316.5	77
1185	SO[889]	-5333.5	357
1186	SO[890]	-5350.5	217
1187	SO[891]	-5367.5	77
1188	SO[892]	-5384.5	357
1189	SO[893]	-5401.5	217
1190	SO[894]	-5418.5	77
1191	SO[895]	-5435.5	357
1192	SO[896]	-5452.5	217
1193	SO[897]	-5469.5	77
1194	SO[898]	-5486.5	357
1195	SO[899]	-5503.5	217
1196	SO[900]	-5520.5	77
1197	SO[901]	-5537.5	357
1198	SO[902]	-5554.5	217
1199	SO[903]	-5571.5	77
1200	SO[904]	-5588.5	357
1201	SO[905]	-5605.5	217
1202	SO[906]	-5622.5	77
1203	SO[907]	-5639.5	357
1204	SO[908]	-5656.5	217
1205	SO[909]	-5673.5	77
1206	SO[910]	-5690.5	357
1207	SO[911]	-5707.5	217
1208	SO[912]	-5724.5	77
1209	SO[913]	-5741.5	357
1210	SO[914]	-5758.5	217
1211	SO[915]	-5775.5	77
1212	SO[916]	-5792.5	357

1213	SO[917]	-5809.5	217
1214	SO[918]	-5826.5	77
1215	SO[919]	-5843.5	357
1216	SO[920]	-5860.5	217
1217	SO[921]	-5877.5	77
1218	SO[922]	-5894.5	357
1219	SO[923]	-5911.5	217
1220	SO[924]	-5928.5	77
1221	SO[925]	-5945.5	357
1222	SO[926]	-5962.5	217
1223	SO[927]	-5979.5	77
1224	SO[928]	-5996.5	357
1225	SO[929]	-6013.5	217
1226	SO[930]	-6030.5	77
1227	SO[931]	-6047.5	357
1228	SO[932]	-6064.5	217
1229	SO[933]	-6081.5	77
1230	SO[934]	-6098.5	357
1231	SO[935]	-6115.5	217
1232	SO[936]	-6132.5	77
1233	SO[937]	-6149.5	357
1234	SO[938]	-6166.5	217
1235	SO[939]	-6183.5	77
1236	SO[940]	-6200.5	357
1237	SO[941]	-6217.5	217
1238	SO[942]	-6234.5	77
1239	SO[943]	-6251.5	357
1240	SO[944]	-6268.5	217
1241	SO[945]	-6285.5	77
1242	SO[946]	-6302.5	357
1243	SO[947]	-6319.5	217
1244	SO[948]	-6336.5	77
1245	SO[949]	-6353.5	357
1246	SO[950]	-6370.5	217
1247	SO[951]	-6387.5	77
1248	SO[952]	-6404.5	357
1249	SO[953]	-6421.5	217
1250	SO[954]	-6438.5	77

1251	SO[955]	-6455.5	357	1289	SO[993]	-7101.5	77	1327	SO[1031]	-7747.5	217
1252	SO[956]	-6472.5	217	1290	SO[994]	-7118.5	357	1328	SO[1032]	-7764.5	77
1253	SO[957]	-6489.5	77	1291	SO[995]	-7135.5	217	1329	SO[1033]	-7781.5	357
1254	SO[958]	-6506.5	357	1292	SO[996]	-7152.5	77	1330	SO[1034]	-7798.5	217
1255	SO[959]	-6523.5	217	1293	SO[997]	-7169.5	357	1331	SO[1035]	-7815.5	77
1256	SO[960]	-6540.5	77	1294	SO[998]	-7186.5	217	1332	SO[1036]	-7832.5	357
1257	SO[961]	-6557.5	357	1295	SO[999]	-7203.5	77	1333	SO[1037]	-7849.5	217
1258	SO[962]	-6574.5	217	1296	SO[1000]	-7220.5	357	1334	SO[1038]	-7866.5	77
1259	SO[963]	-6591.5	77	1297	SO[1001]	-7237.5	217	1335	SO[1039]	-7883.5	357
1260	SO[964]	-6608.5	357	1298	SO[1002]	-7254.5	77	1336	SO[1040]	-7900.5	217
1261	SO[965]	-6625.5	217	1299	SO[1003]	-7271.5	357	1337	SO[1041]	-7917.5	77
1262	SO[966]	-6642.5	77	1300	SO[1004]	-7288.5	217	1338	SO[1042]	-7934.5	357
1263	SO[967]	-6659.5	357	1301	SO[1005]	-7305.5	77	1339	SO[1043]	-7951.5	217
1264	SO[968]	-6676.5	217	1302	SO[1006]	-7322.5	357	1340	SO[1044]	-7968.5	77
1265	SO[969]	-6693.5	77	1303	SO[1007]	-7339.5	217	1341	SO[1045]	-7985.5	357
1266	SO[970]	-6710.5	357	1304	SO[1008]	-7356.5	77	1342	SO[1046]	-8002.5	217
1267	SO[971]	-6727.5	217	1305	SO[1009]	-7373.5	357	1343	SO[1047]	-8019.5	77
1268	SO[972]	-6744.5	77	1306	SO[1010]	-7390.5	217	1344	SO[1048]	-8036.5	357
1269	SO[973]	-6761.5	357	1307	SO[1011]	-7407.5	77	1345	SO[1049]	-8053.5	217
1270	SO[974]	-6778.5	217	1308	SO[1012]	-7424.5	357	1346	SO[1050]	-8070.5	77
1271	SO[975]	-6795.5	77	1309	SO[1013]	-7441.5	217	1347	SO[1051]	-8087.5	357
1272	SO[976]	-6812.5	357	1310	SO[1014]	-7458.5	77	1348	SO[1052]	-8104.5	217
1273	SO[977]	-6829.5	217	1311	SO[1015]	-7475.5	357	1349	SO[1053]	-8121.5	77
1274	SO[978]	-6846.5	77	1312	SO[1016]	-7492.5	217	1350	SO[1054]	-8138.5	357
1275	SO[979]	-6863.5	357	1313	SO[1017]	-7509.5	77	1351	SO[1055]	-8155.5	217
1276	SO[980]	-6880.5	217	1314	SO[1018]	-7526.5	357	1352	SO[1056]	-8172.5	77
1277	SO[981]	-6897.5	77	1315	SO[1019]	-7543.5	217	1353	SO[1057]	-8189.5	357
1278	SO[982]	-6914.5	357	1316	SO[1020]	-7560.5	77	1354	SO[1058]	-8206.5	217
1279	SO[983]	-6931.5	217	1317	SO[1021]	-7577.5	357	1355	SO[1059]	-8223.5	77
1280	SO[984]	-6948.5	77	1318	SO[1022]	-7594.5	217	1356	SO[1060]	-8240.5	357
1281	SO[985]	-6965.5	357	1319	SO[1023]	-7611.5	77	1357	SO[1061]	-8257.5	217
1282	SO[986]	-6982.5	217	1320	SO[1024]	-7628.5	357	1358	SO[1062]	-8274.5	77
1283	SO[987]	-6999.5	77	1321	SO[1025]	-7645.5	217	1359	SO[1063]	-8291.5	357
1284	SO[988]	-7016.5	357	1322	SO[1026]	-7662.5	77	1360	SO[1064]	-8308.5	217
1285	SO[989]	-7033.5	217	1323	SO[1027]	-7679.5	357	1361	SO[1065]	-8325.5	77
1286	SO[990]	-7050.5	77	1324	SO[1028]	-7696.5	217	1362	SO[1066]	-8342.5	357
1287	SO[991]	-7067.5	357	1325	SO[1029]	-7713.5	77	1363	SO[1067]	-8359.5	217
1288	SO[992]	-7084.5	217	1326	SO[1030]	-7730.5	357	1364	SO[1068]	-8376.5	77

1365	SO[1069]	-8393.5	357
1366	SO[1070]	-8410.5	217
1367	SO[1071]	-8427.5	77
1368	SO[1072]	-8444.5	357
1369	SO[1073]	-8461.5	217
1370	SO[1074]	-8478.5	77
1371	SO[1075]	-8495.5	357
1372	SO[1076]	-8512.5	217
1373	SO[1077]	-8529.5	77
1374	SO[1078]	-8546.5	357
1375	SO[1079]	-8563.5	217
1376	SO[1080]	-8580.5	77
1377	SO[1081]	-8597.5	357
1378	SO[1082]	-8614.5	217
1379	SO[1083]	-8631.5	77
1380	SO[1084]	-8648.5	357
1381	SO[1085]	-8665.5	217
1382	SO[1086]	-8682.5	77
1383	SO[1087]	-8699.5	357
1384	SO[1088]	-8716.5	217
1385	SO[1089]	-8733.5	77
1386	SO[1090]	-8750.5	357
1387	SO[1091]	-8767.5	217
1388	SO[1092]	-8784.5	77
1389	SO[1093]	-8801.5	357
1390	SO[1094]	-8818.5	217
1391	SO[1095]	-8835.5	77
1392	SO[1096]	-8852.5	357
1393	SO[1097]	-8869.5	217
1394	SO[1098]	-8886.5	77
1395	SO[1099]	-8903.5	357
1396	SO[1100]	-8920.5	217
1397	SO[1101]	-8937.5	77
1398	SO[1102]	-8954.5	357
1399	SO[1103]	-8971.5	217
1400	SO[1104]	-8988.5	77
1401	SO[1105]	-9005.5	357
1402	SO[1106]	-9022.5	217

1403	SO[1107]	-9039.5	77
1404	SO[1108]	-9056.5	357
1405	SO[1109]	-9073.5	217
1406	SO[1110]	-9090.5	77
1407	SO[1111]	-9107.5	357
1408	SO[1112]	-9124.5	217
1409	SO[1113]	-9141.5	77
1410	SO[1114]	-9158.5	357
1411	SO[1115]	-9175.5	217
1412	SO[1116]	-9192.5	77
1413	SO[1117]	-9209.5	357
1414	SO[1118]	-9226.5	217
1415	SO[1119]	-9243.5	77
1416	SO[1120]	-9260.5	357
1417	SO[1121]	-9277.5	217
1418	SO[1122]	-9294.5	77
1419	SO[1123]	-9311.5	357
1420	SO[1124]	-9328.5	217
1421	SO[1125]	-9345.5	77
1422	SO[1126]	-9362.5	357
1423	SO[1127]	-9379.5	217
1424	SO[1128]	-9396.5	77
1425	SO[1129]	-9413.5	357
1426	SO[1130]	-9430.5	217
1427	SO[1131]	-9447.5	77
1428	SO[1132]	-9464.5	357
1429	SO[1133]	-9481.5	217
1430	SO[1134]	-9498.5	77
1431	SO[1135]	-9515.5	357
1432	SO[1136]	-9532.5	217
1433	SO[1137]	-9549.5	77
1434	SO[1138]	-9566.5	357
1435	SO[1139]	-9583.5	217
1436	SO[1140]	-9600.5	77
1437	SO[1141]	-9617.5	357
1438	SO[1142]	-9634.5	217
1439	SO[1143]	-9651.5	77
1440	SO[1144]	-9668.5	357






1441	SO[1145]	-9685.5	217
1442	SO[1146]	-9702.5	77
1443	SO[1147]	-9719.5	357
1444	SO[1148]	-9736.5	217
1445	SO[1149]	-9753.5	77
1446	SO[1150]	-9770.5	357
1447	SO[1151]	-9787.5	217
1448	SO[1152]	-9804.5	77
1449	SO[1153]	-9821.5	357
1450	SO[1154]	-9838.5	217
1451	SO[1155]	-9855.5	77
1452	SO[1156]	-9872.5	357
1453	SO[1157]	-9889.5	217
1454	SO[1158]	-9906.5	77
1455	SO[1159]	-9923.5	357
1456	SO[1160]	-9940.5	217
1457	SO[1161]	-9957.5	77
1458	SO[1162]	-9974.5	357
1459	SO[1163]	-9991.5	217
1460	SO[1164]	-10008.5	77
1461	SO[1165]	-10025.5	357
1462	SO[1166]	-10042.5	217
1463	SO[1167]	-10059.5	77
1464	SO[1168]	-10076.5	357
1465	SO[1169]	-10093.5	217
1466	SO[1170]	-10110.5	77
1467	SO[1171]	-10127.5	357
1468	SO[1172]	-10144.5	217
1469	SO[1173]	-10161.5	77
1470	SO[1174]	-10178.5	357
1471	SO[1175]	-10195.5	217
1472	SO[1176]	-10212.5	77
1473	SO[1177]	-10229.5	357
1474	SO[1178]	-10246.5	217
1475	SO[1179]	-10263.5	77
1476	SO[1180]	-10280.5	357
1477	SO[1181]	-10297.5	217
1478	SO[1182]	-10314.5	77






1479	SO[1183]	-10331.5	357
1480	SO[1184]	-10348.5	217
1481	SO[1185]	-10365.5	77
1482	SO[1186]	-10382.5	357
1483	SO[1187]	-10399.5	217
1484	SO[1188]	-10416.5	77
1485	SO[1189]	-10433.5	357
1486	SO[1190]	-10450.5	217
1487	SO[1191]	-10467.5	77
1488	SO[1192]	-10484.5	357
1489	SO[1193]	-10501.5	217
1490	SO[1194]	-10518.5	77
1491	SO[1195]	-10535.5	357
1492	SO[1196]	-10552.5	217
1493	SO[1197]	-10569.5	77
1494	SO[1198]	-10586.5	357
1495	SO[1199]	-10603.5	217
1496	SO[1200]	-10620.5	77
1497	SHIELDING[68]	-10664	377
1498	COM1_T	-10714	377
1499	COM1_T	-10764	377
1500	SYNCR	-10814	377
1501	LDR	-10864	377
1502	POLR	-10914	377
1503	DATR[0]	-11179	397
1504	DATR[1]	-11049	357
1505	DATR[2]	-11179	317
1506	DATR[3]	-11049	277
1507	DATR[4]	-11179	237
1508	DATR[5]	-11049	197
1509	DATR[6]	-11179	157
1510	DATR[7]	-11049	117
1511	DATR[8]	-11179	77
1512	DATR[9]	-11049	37
1513	DATR[10]	-11179	-3
1514	DATR[11]	-11049	-43
1515	DATR[12]	-11179	-83
1516	DATR[13]	-11049	-123

1517	DATR[14]	-11179	-163
1518	DATR[15]	-11049	-203
1519	DATR[16]	-11179	-243
1520	DATR[17]	-11049	-283
1521	DIOR	-11179	-323
1522	DCLKR	-11049	-363

NOVATEK CONFIDENTIAL
NO DISCLOSURE

Appendix B: BIST Pattern

No.	Pattern	Test function Description	Notice
1		1. Color alignment with color filter.	
2		1. Color alignment with color filter.	
3		1. Color alignment with color filter.	
4	Black		
5	White		
6		1. Customer standard test pattern. 2. Color alignment with color filter. 3. Driver scan direction.	
7		1. Customer standard test pattern.	

8		1. Customer standard test pattern.	
9		1. Cross talk?? (Vertical cross talk: Belong to Panel issue, Horizontal cross talk: Inversion structure issue(Line inversion),	
10		1. Chessboard pattern.	
11		1. Black-Gray(128) flicker pattern	
12		Black background and White circle	