

# ST1633

# **Capacitive Touch Screen Controller**

# **Datasheet**

Version 1.6

2015/11/17

Note: Sitronix Technology Corp. reserves the right to change the contents in this document without prior notice. This is not a final specification. Some parameters are subject to change.



# 1 INTRODUCTION

The ST1633 is a mutual capacitive sensing controller for small size projected capacitive touch screen. It is a RISC microcontroller with capacitor charge, capacitor sensing, slave I2C interface, general purpose I/O and embedded non-volatile memory.

Internal program and cooperating digital circuit convert finger / capacitor stylus physical touching into button pressing message or multiple coordination information for application. The maximum fingers identification ability is up to five.

The ST1633 uses low profile QFN package and support ITO electrode on glass or film substrate. Hence, slim and small touch panel module is realizable.

And more, low electromagnetic interference of ST1633 makes it suitable for modern touch screen application which contain a vivid and high density display, like smart phone, portable navigation device and touch-enabled media player, etc..




## **FEATURES**

- MCU based touch controller
- Operation voltage
  - VDD = 2.7V ~ 3.6V
  - IOVDD = 1.6V ~ 3.6V
- Operation Temperature: -20°C ~ 80°C
- Storage Temperature: -40°C ~ 125°C
- Interface
  - I2C (slave)- SPI
- Sensor
  - -21TX, 12 RX
- Single finger handwriting
- five fingers detection and tracking
- **Capacitive Sensor** 
  - Mutual-capacitance sensing
  - Report rate: 100Hz
  - Hardware noise reduction
  - Waterproof circuit

**Package** - QFN48

# **APPLICATIONS**

- **Cell phones**
- **PDAs**
- Portable instruments
- **Touch screen monitors**
- **Electrical papers**
- **Gaming machines**
- **Pointing devices**
- PC peripherals



# 2 PACKAGE INFORMATION




Table 2-1 ST1633 Package Signal Descriptions

Pin #	Pin Name	1/0	Description
1	AGND	Р	Analog ground
22~2	TX20~TX0	0	Transmitter channel
23	VCM1	Р	Common mode voltage, connect to 1uF capacitor
24	VDD	Р	Power supply, connect to 1uF capacitor
25	AGND1	Р	Analog ground
26	DGND	Р	Digital ground
27	V18	Р	Digital power, connect to 1uF capacitor
28	RESET	ı	System reset signal input, active low
00 044/50 051		1/0	P11 : General purpose I/O
29	P11/TP_SEL	I/O	TP_SEL: Touch panel sensor select
30 P10/INT I		I/O	P10 : General purpose I/O
		1/0	INT : Indicate coordinate data ready
31	MISO/	1/0	MISO : SPI master input/slave output
31	I2C_SEL0	1/0	I2C_SEL0 : I2C address select
32	MOSI/	I/O	MOSI : SPI master output/slave input
32	I2C_SEL1	1/0	I2C_SEL1 : I2C address select
33	SCK/SDA	I/O	SCK: SPI serial clock
- 55	JONJODA	1/0	SDA: I2C serial data
34	SS/SCL	I/O	SS : SPI slave select
04	00/00L	1/0	SCL : I2C serial clock
35	IOVDD	Р	I/O power supply, connect to 1uF capacitor
36	V25	Р	Analog power, connect to 1uF capacitor
48~37	RX11~RX0	I	Receiver channel

Note: I/O type: P=Power pin, I=Input pin, O=Output pin

## 3 SYSTEM MANAGEMENT

#### 3.1 Power Down

In power down mode, all of the clocks of ST1633 are stopped. The way to exit power down mode is by a hardware reset or I2C.

## 3.2 Reset

Master can reset ST1633 through RESET pin. RESET pin is low active and needs hold low for 1us to take effect.




Figure 3-1 RESET Pin Low Pulse Width

# 3.3 Power On/Off Sequence

RESET pin should be held low before power on and power off. During power on, after both VDD and IOVDD reach normal voltage, RESET pin needs to be held low for 5ms to ensure internal block stable.





Figure 3-2 Power On/Off Sequence

#### 4 DIGITAL INTERFACE

#### 4.1 I2C Slave Interface

ST1633 equipped with I2C provides two wires, serial data (SDA) and serial clock (SCL), to carry transferring information at up to 400 kbit/s(Fast mode). ST1633 plays the slave role in I2C transfer. Both SDA and SCL are bidirectional lines, connected to IOVDD via pull-up resistors. All transactions begin with a START (S) and can be terminated by a STOP (P). 7-bits address follows START to recognize device. Each bye is 8-bits length and followed by an acknowledge bit. A HIGH to LOW transition on the SDA line while SCL is HIGH defines a START condition. A LOW to HIGH transition on the SDA line while SCL is HIGH defines a STOP condition. The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW.



Sitronix ST1633

## 5 ELECTRICAL CHARACTERISTIC

# 5.1 Absolute Maximum Ratings

Table 5-1 Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Unit
VDD	$V_{VDD}$	-0.3	+6	v
IOVDD	$V_{IOVDD}$	-0.3	+6 🕢	V
Operating Ambient Temperature	T <sub>A</sub>	-20	+80	3
Storage Temperature	Ts	-40	+125	ဝ

<sup>\*</sup>Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. All the ranges are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposed to the absolute maximum rating conditions for extended periods may affect device reliability.

## 5.2 DC Electrical Characteristics

Table 5-2 System DC Electrical Characteristics

Condition: VDD = IOVDD = 3.3V.  $T_A = 25$ °C. unless be specified individually.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
VDD	$V_{VDD}$	2.7	-	3.6	y	
IOVDD	V <sub>IOVDD</sub>	1.6		3.6	V	
Operating Current	I <sub>NML</sub>	-	16.1	24	mA	21TX, 12RX
Idle Current	I <sub>IDLE</sub>	-	8.1	12.2	mA	21TX, 12RX, scan rate=20Hz
Power Down Current	I <sub>PD</sub>	-(\	ı	20	uA	
Input High Voltage	VIH	0.85*I OVDD	7	-	٧	
Input Low Voltage	VIL		-	0.15*I OVDD	V	
Input Pull Up Resistor	RPU	50	ı	60	KOhm	
Output Driving Current	IDRV	6	ı	ı	mA	$V_{OH} = IOVDD \times 0.8$
Output Sinking Current	Isink	10	1	1	mA	$V_{OL} = IOVDD \times 0.2$
Low Voltage Reset	V <sub>LVR</sub>	-		2.3	V	

# 5.3 AC Electrical Characteristics




Table 5-3 I2C Fast Mode Timing Characteristic

Conditions: VDD = 3.3V, GND = 0V,  $T_A = 25$ °C

Symbol	Parameter		Unit			
<b>-</b>	1 414110101	Min.	Тур.	Max.		
$f_{SCL}$	SCL clock frequency	0		400	kHz	
$t_LOW$	Low period of the SCL clock	1.3	<u> </u>	-	us	
t <sub>HIGH</sub>	High period of the SCL clock	0.6		-	us	
$t_f$	Signal falling time	-	-	300	ns	
t <sub>r</sub>	Signal rising time	-	-	300	ns	
t <sub>SU_STA</sub>	Set up time for a repeated START condition	0.6	-	-	us	
t <sub>HD_STA</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated	0.6	-	-	us	
t <sub>SU_DAT</sub>	Data set up time	100	-	-	ns	
t <sub>HD_DAT</sub>	Data hold time	0	-	0.9	us	
t <sub>SU_STO</sub>	Set up time for STOP condition	0.6	-	-	us	
t <sub>BUF</sub>	Bus free time between a STOP and START condition	1.3	-	-	us	
C <sub>b</sub>	Capacitive load for each bus line	-	-	400	pF	

# 6 APPLICATION CIRCUITS






Figure 6-1 ST1633 Application Circuit



# 7 PACKAGE DIMENSION





SYMBOL	MIN.	MAX.		
Α	0.50	0.60		
A1	0.00	0.05		
A3 <	0.152	2 REF.		
<b>b</b> _ /	0.15	0.25		
D	6.00 (BSC)			
D2	4.57	4.72		
Æ	6.00	(BSC)		
E2	4.57	4.72		
	0.35 0.45			
<b>e</b> /	0.40 (BSC)			

UNIT : mm




Figure 7-1 ST1633 Package Dimension





## 8 REVISION

REVISION	DESCRIPTION	PAGE	DATE
1.6	■ Remove "max. loading: 30 kOhm/60pF" in feature	3	
	■ Remove "IOVDD=3.3V" condition in VIH/VIL DC characteristic	8	2015/11/17
	Add two different V25 circuit in application circuit	10	
	Add "For COB application" note in application circuit	10	
	Add block diagram	3 4//	
	■ P11 renamed to P11/TP_SEL, MISO renamed to MISO/I2C_SEL0, MOSI	4,5	
4.5	renamed to MOSI/I2C_SEL1	^6	0014/10/01
1.5	<ul> <li>Add power on/off sequence</li> <li>Modify I/O driving current to 6mA, sinking current to 10mA</li> </ul>	8	2014/12/31
	Modify application circuit	10	
	■ Delete schematic example section		
1.4	Add operating/idle current data	8	2014/10/22
1.3	■ Modify operating temperature from -30~70 degree to -20~80 degree	3,8	2014/07/14
	■ Modify application circuit and schematic example, V25 connected to	10,11	
1.2	VDD, remove V25 capacitor, add one bead between GND and host		2014/02/24
	ground		
	■ VDD/IOVDD/V18/V25/VCM1 capacitor changed to 1uF	5,10	
1.1	■ Add VOH/VOL description to system DC electrical characteristics table	8	2014/02/13
	■ Add absolute maximum ratings	8	201 1/02/10
	■ Add schematic example	11	
1.0	■ First release		2013/08/28

ST1633

