## Sitronix

## ■ Features

- $5 \times 8$ and $5 \times 11$ dot matrix possible
- Low power operation support:
-- 2.7 to 5.5 V
- Wide range of LCD driver power
-- 3.0 to 10V
- Correspond to high speed MPU bus interface
- 4-bit or 8-bit MPU interface enabled
- $80 \times 8$-bit display RAM (80 characters max.)
- 13,200-bit character generator ROM for a total of $\mathbf{2 4 0}$ character fonts( $5 \times 8$ dot or $5 \times 11$ dot)
- $64 \times 8$-bit character generator RAM
-- 8 character fonts (5 x 8 dot)
-- 4 character fonts ( $5 \times 11$ dot)


## Description

The ST7066U dot-matrix liquid crystal display controller and driver LSI displays alphanumeric, Japanese kana characters, and symbols. It can be configured to drive a dot-matrix liquid crystal display under the control of a 4- or 8-bit microprocessor. Since all the functions such as display RAM, character generator, and liquid crystal driver, required for driving a dot-matrix liquid crystal display are internally provided on one chip, a minimal system can be interfaced with this controller/driver.

The ST7066U character generator ROM is extended to generate $2405 \times 8(5 \times 11)$ dot character fonts for a

- 16-common x 40-segment liquid crystal display driver
- Programmable duty cycles
-- $1 / 8$ for one line of $5 \times 8$ dots with cursor
-- $1 / 11$ for one line of $5 \times 11$ dots \& cursor
-- $1 / 16$ for two lines of $5 \times 8$ dots $\&$ cursor
- Wide range of instruction functions:

Display clear, cursor home, display on/off, cursor on/off, display character blink, cursor shift, display shift

- Automatic reset circuit that initializes the controller/driver after power on
- Internal oscillator with external resistors
- Low power consumption
- QFP80 and Bare Chip available
total of 240 different character fonts. The low power supply ( 2.7 V to 5.5 V ) of the ST7066U is suitable for any portable battery-driven product requiring low power dissipation.

The ST7066U LCD driver consists of 16 common signal drivers and 40 segment signal drivers which can extend display size by cascading segment driver ST7065 or ST7063. The maximum display size can be either 80 characters in 1-line display or 40 characters in 2 -line display. A single ST7066U can display up to one 8-character line or two 8-character lines.

| Product Name | Support Character |
| :---: | :---: |
| ST7066U-0A-BB | English / Japan |
| ST7066U-0B-BB | English / European |
| ST7066U-0E-BB | English / European |
| ST7066U-0R-BB | English / Cyrillic / Portuguese / Russian |
| ST7066U-0T-BB | English / Russian |
| ST7066U-1G-BB | Hebrew |



## Block Diagram



Pad Arrangement


Substrate Connect to V dD.

Package Dimensions

## 80-QFP-1420C



## ■ Pad Configuration(80 QFP)



Pad Location Coordinates

| Pad No. | Function | X | Y |
| :---: | :---: | :---: | :---: |
| 1 | SEG22 | -1040 | 1400 |
| 2 | SEG21 | -1040 | 1270 |
| 3 | SEG20 | -1040 | 1140 |
| 4 | SEG19 | -1040 | 1020 |
| 5 | SEG18 | -1040 | 900 |
| 6 | SEG17 | -1040 | 780 |
| 7 | SEG16 | -1040 | 660 |
| 8 | SEG15 | -1040 | 540 |
| 9 | SEG14 | -1040 | 420 |
| 10 | SEG13 | -1040 | 300 |
| 11 | SEG12 | -1040 | 180 |
| 12 | SEG11 | -1040 | 60 |
| 13 | SEG10 | -1040 | -60 |
| 14 | SEG9 | -1040 | -180 |
| 15 | SEG8 | -1040 | -300 |
| 16 | SEG7 | -1040 | -420 |
| 17 | SEG6 | -1040 | -540 |
| 18 | SEG5 | -1040 | -660 |
| 19 | SEG4 | -1040 | -780 |
| 20 | SEG3 | -1040 | -900 |
| 21 | SEG2 | -1040 | -1020 |
| 22 | SEG1 | -1040 | -1140 |
| 23 | GND | -1040 | -1270 |
| 24 | OSC1 | -1040 | -1400 |
| 25 | OSC2 | -910 | -1400 |
| 26 | V1 | -780 | -1400 |
| 27 | V2 | -660 | -1400 |
| 28 | V3 | -540 | -1400 |
| 29 | V4 | -420 | -1400 |
| 30 | V5 | -300 | -1400 |
| 31 | CL1 | -180 | -1400 |
| 32 | CL2 | -60 | -1400 |
| 33 | Vcc | 60 | -1400 |
| 34 | M | 180 | -1400 |
| 35 | D | 300 | -1400 |
| 36 | RS | 420 | -1400 |
| 37 | RW | 540 | -1400 |
| 38 | E | 660 | -1400 |
| 39 | DB0 | 780 | -1400 |
| 40 | DB1 | 910 | -1400 |


| Pad No. | Function | X | Y |
| :---: | :---: | :---: | :---: |
| 41 | DB2 | 1040 | -1400 |
| 42 | DB3 | 1040 | -1270 |
| 43 | DB4 | 1040 | -1140 |
| 44 | DB5 | 1040 | -1020 |
| 45 | DB6 | 1040 | -900 |
| 46 | DB7 | 1040 | -780 |
| 47 | COM1 | 1040 | -660 |
| 48 | COM2 | 1040 | -540 |
| 49 | COM3 | 1040 | -420 |
| 50 | COM4 | 1040 | -300 |
| 51 | COM5 | 1040 | -180 |
| 52 | COM6 | 1040 | -60 |
| 53 | COM7 | 1040 | 60 |
| 54 | COM8 | 1040 | 180 |
| 55 | COM9 | 1040 | 300 |
| 56 | COM10 | 1040 | 420 |
| 57 | COM11 | 1040 | 540 |
| 58 | COM12 | 1040 | 660 |
| 59 | COM13 | 1040 | 780 |
| 60 | COM14 | 1040 | 900 |
| 61 | COM15 | 1040 | 1020 |
| 62 | COM16 | 1040 | 1140 |
| 63 | SEG40 | 1040 | 1270 |
| 64 | SEG39 | 1040 | 1400 |
| 65 | SEG38 | 910 | 1400 |
| 66 | SEG37 | 780 | 1400 |
| 67 | SEG36 | 660 | 1400 |
| 68 | SEG35 | 540 | 1400 |
| 69 | SEG34 | 420 | 1400 |
| 70 | SEG33 | 300 | 1400 |
| 71 | SEG32 | 180 | 1400 |
| 72 | SEG31 | 60 | 1400 |
| 73 | SEG30 | -60 | 1400 |
| 74 | SEG29 | -180 | 1400 |
| 75 | SEG28 | -300 | 1400 |
| 76 | SEG27 | -420 | 1400 |
| 77 | SEG26 | -540 | 1400 |
| 78 | SEG25 | -660 | 1400 |
| 79 | SEG24 | -780 | 1400 |
| 80 | SEG23 | -910 | 1400 |

## ■ Pin Function

| Name | Number | I/O | Interfaced with | Function |
| :---: | :---: | :---: | :---: | :---: |
| RS | 1 | I | MPU | Select registers. <br> 0: Instruction register (for write) Busy flag: address counter (for read) <br> 1: Data register (for write and read) |
| R/W | 1 | 1 | MPU | Select read or write. <br> 0 : Write <br> 1: Read |
| E | 1 | 1 | MPU | Starts data read/write. |
| DB4 to DB7 | 4 | I/O | MPU | Four high order bi-directional tristate data bus pins. Used for data transfer and receive between the MPU and the ST7066U. DB7 can be used as a busy flag. |
| DB0 to DB3 | 4 | I/O | MPU | Four low order bi-directional tristate data bus pins. Used for data transfer and receive between the MPU and the ST7066U. These pins are not used during 4-bit operation. |
| CL1 | 1 | 0 | Extension driver | Clock to latch serial data D sent to the extension driver |
| CL2 | 1 | 0 | Extension driver | Clock to shift serial data D |
| M | 1 | O | Extension driver | Switch signal for converting the liquid crystal drive waveform to AC |
| D | 1 | 0 | Extension driver | Character pattern data corresponding to each segment signal |
| COM1 to COM16 | 16 | O | LCD | Common signals that are not used are changed to non-selection waveform. COM9 to COM16 are non-selection waveforms at $1 / 8$ duty factor and COM12 to COM16 are non-selection waveforms at $1 / 11$ duty factor. |
| SEG1 to <br> SEG40 | 40 | 0 | LCD | Segment signals |
| V1 to V5 | 5 | - | Power supply | Power supply for LCD drive $V_{c c}-V 5=10 V(\operatorname{Max})$ |
| V cc , GND | 2 | - | Power supply | $\mathrm{V}_{\mathrm{cc}}: 2.7 \mathrm{~V}$ to 5.5V, GND: 0 V |
| OSC1, OSC2 | 2 |  | Oscillation resistor clock | When crystal oscillation is performed, a resistor must be connected externally. When the pin input is an external clock, it must be input to OSC1. |

## Note:

1. $\mathrm{Vcc}>=\mathrm{V} 1>=\mathrm{V} 2>=\mathrm{V} 3>=\mathrm{V} 4>=\mathrm{V} 5$ must be maintained
2. Two clock options:


## - Function Description

## - System Interface

This chip has all two kinds of interface type with MPU : 4-bit bus and 8-bit bus. 4-bit bus or 8-bit bus is selected by DL bit in the instruction register.

During read or write operation, two 8-bit registers are used. One is data register (DR), the other is instruction register(IR).

The data register(DR) is used as temporary data storage place for being written into or read from DDRAM/CGRAM, target RAM is selected by RAM address setting instruction. Each internal operation, reading from or writing into RAM, is done automatically. So to speak, after MPU reads DR data, the data in the next DDRAM/CGRAM address is transferred into DR automatically. Also after MPU writes data to DR, the data in DR is transferred into DDRAM/CGRAM automatically.

The Instruction register(IR) is used only to store instruction code transferred from MPU. MPU cannot use it to read instruction data.

To select register, use RS input pin in 4-bit/8-bit bus mode.

| RS | R/W | Operation |
| :---: | :---: | :--- |
| L | L | Instruction Write operation (MPU writes Instruction code <br> into IR) |
| L | H | Read Busy Flag (DB7) and address counter (DB0 ~ DB6) |
| H | L | Data Write operation (MPU writes data into DR) |
| H | H | Data Read operation (MPU reads data from DR) |

Table 1. Various kinds of operations according to RS and R/W bits.

## - Busy Flag (BF)

When BF = "High", it indicates that the internal operation is being processed. So during this time the next instruction cannot be accepted. BF can be read, when $R S=$ Low and $R / W=$ High (Read Instruction Operation), through DB7 port. Before executing the next instruction, be sure that BF is not High. Before checking BF, be sure to wait at least 80 us. Please refer to Page 27 for the example. Do NOT keep "E" always "High" for checking BF.

## - Address Counter (AC)

Address Counter(AC) stores DDRAM/CGRAM address, transferred from IR.
After writing into (reading from) DDRAM/CGRAM, AC is automatically increased (decreased) by 1. When RS = "Low" and R/W = "High", AC can be read through DB0 ~ DB6 ports.

- Display Data RAM (DDRAM)

Display data RAM (DDRAM) stores display data represented in 8-bit character codes. Its extended capacity is 80 $x 8$ bits, or 80 characters. The area in display data RAM (DDRAM) that is not used for display can be used as general data RAM. See Figure 1 for the relationships between DDRAM addresses and positions on the liquid crystal display.

The DDRAM address ( $A_{\text {Do }}$ ) is set in the address counter (AC) as hexadecimal.

## $>$ 1-line display $(\mathbf{N}=0)($ Figure 2)

When there are fewer than 80 display characters, the display begins at the head position. For example, if using only the ST7066U, 8 characters are displayed. See Figure 3.
When the display shift operation is performed, the DDRAM address shifts. See Figure 3.


Figure 1 DDRAM Address


Figure 2 1-Line Display


Figure 3 1-Line by 8-Character Display Example

## $>$ 2-line display $(\mathbf{N}=1)($ Figure 4)

Case 1: When the number of display characters is less than $40 \times 2$ lines, the two lines are displayed from the head. Note that the first line end address and the second line start address are not consecutive. For example, when just the ST7066U is used, 8 characters $\times 2$ lines are displayed. See Figure 5 .

When display shift operation is performed, the DDRAM address shifts. See Figure 5.

| Display <br> Position | 1 | 2 | 3 | 4 | 5 | 6 |  | 38 | 39 | 40 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 00 | 01 | 02 | 03 | 04 | 05 | .................. | 25 | 26 | 27 |
| $\begin{gathered} \text { DDRAM } \\ \text { Address } \\ \text { (hexadecimal) } \end{gathered}$ | 40 | 41 | 42 | 43 | 44 | 45 | $\ldots . . . . . . . . . . . . .$. | 65 | 66 | 67 |

Figure 4 2-Line Display

| Display Position | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DDRAM <br> Address | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 |
|  | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 |
| $\begin{gathered} \text { For } \\ \text { Shift Left } \end{gathered}$ | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 |
|  | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 |
| $\begin{gathered} \text { For } \\ \text { Shift Right } \end{gathered}$ |  |  |  |  |  |  |  |  |
|  | 27 | 00 | 01 | 02 | 03 | 04 | 05 | 06 |
|  | 67 | 40 | 41 | 42 | 43 | 44 | 45 | 46 |

Figure 5 2-Line by 8-Character Display Example

Case 2: For a 16-character $\times 2$-line display, the ST7066U can be extended using one 40-output extension driver. See Figure 6.
When display shift operation is performed, the DDRAM address shifts. See Figure 6.

| Display | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Position } \\ & \text { DDRAM } \\ & \text { Address } \end{aligned}$ | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | OA | OB | OC | OD | OE | OF |
|  | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4B | 4C | 4D | 4E | 4F |
| For Shift Left | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | OB | OC | OD | OE | OF | 10 |
|  | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4B | 4C | 4D | 4E | 4F | 50 |
| For Shift Right | 27 | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | OB | OC | OD | OE |
|  | 67 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4B | 4C | 4D | 4E |

Figure 6 2-Line by 16-Character Display Example

## - Character Generator ROM (CGROM)

The character generator ROM generates $5 \times 8$ dot or $5 \times 11$ dot character patterns from 8 -bit character codes. It can generate $2405 \times 8$ dot character patterns. User-defined character patterns are also available by mask-programmed ROM.

## - Character Generator RAM (CGRAM)

In the character generator RAM, the user can rewrite character patterns by program. For $5 \times 8$ dots, eight character patterns can be written, and for $5 \times 11$ dots, four character patterns can be written.

Write into DDRAM the character codes at the addresses shown as the left column of Table 4 to show the character patterns stored in CGRAM.

See Table 5 for the relationship between CGRAM addresses and data and display patterns. Areas that are not used for display can be used as general data RAM.

## - Timing Generation Circuit

The timing generation circuit generates timing signals for the operation of internal circuits such as DDRAM, CGROM and CGRAM. RAM read timing for display and internal operation timing by MPU access are generated separately to avoid interfering with each other. Therefore, when writing data to DDRAM, for example, there will be no undesirable interference, such as flickering, in areas other than the display area.

## - LCD Driver Circuit

LCD Driver circuit has 16 common and 40 segment signals for LCD driving. Data from CGRAM/CGROM is transferred to 40 bit segment latch serially, and then it is stored to 40 bit shift latch. When each common is selected by 16 bit common register, segment data also output through segment driver from 40 bit segment latch. In case of 1 -line display mode, COM1 ~ COM8 have $1 / 8$ duty or COM1 ~ COM11 have 1/11duty, and in 2-line mode, COM1 ~ COM16 have $1 / 16$ duty ratio.

## - Cursor/Blink Control Circuit

It can generate the cursor or blink in the cursor/blink control circuit. The cursor or the blink appears in the digit at the display data RAM address set in the address counter.

Table 4 Correspondence between Character Codes and Character Patterns (ROM Code: OA)


Table 4(Cont.) (ROM Code: 0B)

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\stackrel{\text { cem }}{\text { cem }}$ |  |  | CP |  |  | = | 5 | $\pm$ | $\pm$ |  |  | 3 |  |  |
|  | (2) | ! | 11 | $\bigcirc$ |  | $=$ | \% | $\cdots$ | \% | 2 |  |  |  | V | 12 |
|  | (3) | $\because$ | 2 | E | 5 | - | r | $\pm$ | 1 | - |  |  |  |  | \% |
|  | (4) $i$ | * | - |  |  |  |  | , | 8 | 4 |  |  |  |  | * |
|  |  | \$ | - |  |  |  |  | $\stackrel{\square}{*}$ | $\because$ | ¢ |  |  |  |  | 0 |
|  | (8) |  | - | $E$ |  | $=$ | $\cdots$ | $\pm$ | $\stackrel{\circ}{6}$ | $\pm$ | 2 |  |  |  | 単 |
|  | (8) | 8 | 6 |  |  |  |  | $=$ |  |  | 4 |  |  |  | 0 |
|  | ${ }^{\text {(8) }}$ |  | 7 | 50 |  | = | W | $=$ |  | 8 | X |  |  |  |  |
|  | (1) |  | 8 | - |  | $18$ |  | $\pm$ |  | \% | $\div$ |  |  |  | \% |
|  | (2) 1 | , | 9 | - |  |  | $=$ | * |  |  |  |  |  |  |  |
|  | (3) | \$ | \% | 32 | 2 | 3 | $z$ | $\pm$ | - | $\cdots$ | $\geq$ |  |  | - | $1{ }^{-1}$ |
|  | (4) | * | $\%$ | G L |  |  |  | 1 |  |  |  |  |  |  | 8 |
|  | (5) | \% | \% 1 | - |  |  |  | 3. |  | - |  |  |  |  |  |
|  | (6) 8 |  | - | . |  | 0 | \% | 2 |  | - |  |  |  |  |  |
|  | (8) |  | , |  |  |  |  | $\stackrel{\square}{*}$ |  |  |  |  |  |  | - |
|  |  |  |  | O- |  |  |  |  |  | * |  |  |  | 3 | 31 |

Table 4(Cont.) (ROM Code: 0E)

|  |  |  |  |  |  | , | , |  |  | , | , |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\stackrel{\text { cim }}{\text { cimm }}$ |  |  | 0 | $6{ }^{\circ}$ |  |  | 0 | $\pm$ | $\approx$ | $\stackrel{8}{*}$ | \% |  | Q | 0 |
| 0001 | (2) |  |  | 1 | 9 O |  |  | 0 | E | 1 | $\pm 1$ | - |  |  |  |
|  | (3) |  |  | 2 | E O | 15 |  | 0 | $\pm$ | 1 | 1 | $\nabla$ |  |  |  |
| $011$ | (4) |  |  | 8 | 5 | - |  | 0 | - | 1 | , | . |  |  |  |
|  | (5) |  |  | \% | - | d |  | Q | ${ }_{4}^{*}$ | 1 | , | \% |  |  | 5 |
|  | (8) |  |  | \% | - |  | 0 | : | $\cdots$ | i | \% | \% |  |  |  |
| b100 | (7) |  |  | 6 | F ${ }^{1}$ | 1 | $\cdots$ | : | $\pm$ | 0 | $\stackrel{3}{*}$ |  | - | - | $\because$ |
| $0111$ | (8) |  |  | 7 | E | \% | 1 | $1 \times$ | $3 \times$ | 3 | $\underline{\square}$ |  | * |  |  |
| 1000 | (1) |  |  | 8 | , |  | A | $\bigcirc$ | 8 | 8 | , | 1 |  |  | 8 |
| 1001 | (2) |  |  | 9 | 1 | 1 | $8$ | 0 | $3 \times$ | 3 | \% |  | 1. |  |  |
| 1010 | (3) |  |  |  | 2 | $3$ |  | 3 | 9 | 3 | $\pm$ |  |  |  |  |
| $1011$ | (4) |  |  |  | - |  |  | - | 8 |  |  |  |  |  |  |
| $\|100\|$ | (5) |  |  |  | - | 1 |  | , | 8 | 3 | - |  |  |  |  |
| $101$ | (6) |  |  |  | . | 0 |  | \% | ¢ | - | - |  | 0 | , |  |
| 1110 | (7) |  |  | 7 | 1 |  |  | * | $\stackrel{\square}{8}$ | $\triangle$ | 8 |  | 1 | 11 |  |
| 111 | (8) |  |  |  | -. - | - |  | - | $\pm$ | It. | - |  |  |  |  |

Table 4(Cont.) (ROM Code: 0R)


Table 4(Cont.) (ROM Code: OT)
ST7066-0T

|  | 000 | 001 | D001 | 110100010 | 01010 | 0 | 111 | 3001100 |  | 1011 |  | 1101 | [110 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 | ${ }_{\text {cim }}^{\text {cim }}$ |  | 2 | 8 |  | P | $=$ |  | E | 10 | - | - | $\lambda$ |  |
| 0001 | (2) |  | 1 | 18 | $9=$ |  | \% |  |  | 9 | II | 1 | $\square$ | 8 |
| 0010 | (3) |  | $\because$ | 2 B | b |  | $\cdots$ |  | E | 5 | L | 3 | III |  |
| 0011 | (4) | $4$ | 18 | 8 C | 5 |  | $=$ |  | T1 | 8 | $\cdots$ | 11 | 3 |  |
| 0100 | (5) |  | 4 | 4D | 10 | 1 | 5 |  | 3 | , | - | $\because$ | \$ | 1 |
| 0101 | (8) |  | \% | EI | 15 |  | 1 |  |  | $\underset{\sim}{\approx}$ | 8 | K | 4 | $\because$ |
| 010 | () |  | E | Fl | 15 |  | * |  | $1{ }^{1}$ | \% |  |  | 11 | 13 |
| 011 | (8) |  |  | 5 | $1=$ |  | 0 |  |  | $\pm$ | \% | T |  | E |
| 1000 | (1) |  | ¢ | 3 H | 8 |  | x |  |  | 1 | $*$ | II |  | \% |
| 100 | (2) |  | - | I1 | 11 |  | $=$ |  |  | $\bigcirc$ | \% | T |  | 3 |
| 1010 | (3) | \% |  | 72 | $\angle 3$ |  | $z$ |  | 0 | 1 C | $\therefore$ |  | $\pm$ | ] |
| 1011 | (4) | $4$ | . | K 1 | [16 |  | 18 |  |  | $\pi$ |  |  | \% | \% |
| 1100 | (6) | * |  | CL4 | *1 |  |  |  |  | 1 | 4 | $\lambda$ | 17 | 1 |
| 101 | (6) |  | = | M | 7 N |  | E |  | b | H | - | 1 | \% | 8 |
| 1110 | (9) |  | , | NO | 17 |  | 4 |  | 0 | 7 | 7 | 7 | $\because$ | \% 7 |
| 1111 | (8) |  |  | 7 O | - 0 |  | - |  | 3 | T |  |  |  |  |

Table 4(Cont.) (ROM Code: 1G)
NO. 7066-1G

|  | 000 |  |  |  |  | 1001100 | 101111 | $10] 111$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CMP $0^{\text {P }}=$ |  | 3 | $1 \pm$ | $\pm 2$ | S | 8 |
| 0001 | (2) | 1190 0 |  | 3 | $\bigcirc$ | $\star$ |  | $\cdots$ |
| 0010 | (3) | $\because \mathrm{BCO}$ |  | 3 | $8:$ | : 8 \% | $\because$ | 8 |
| 0011 | (4) | \%3655 |  |  | 7 | * | < 2 | $=$ |
| 0100 | (6) | *4DTelb |  |  | 32 | $2 \times$ | - | $4 z$ |
| 0101 | (6) | $\because 5=\square=4$ |  |  | 7 | $\bigcirc-$ | - | d |
| 0110 | () | 8 EFUPU |  |  | $\mathrm{x}^{2}$ | $*$ | $*$ | 84 |
| 011 | (8) | 7505 |  |  | P | 2 |  | $\cdots$ |
| 1000 | (1) | CSHXbx |  |  |  | $\cdots$ | $\cdots$ | 3 |
| 1001 | (2) | 79171 |  |  | [18 | $8 \times$ | - |  |
| 1010 | (3) | W: $3 \geq 3 \geq$ |  |  | 78 | 8 | $\sim$ | $\cdots$ |
| 1011 | (4) | + W IIK CM |  | - | 42 | $\stackrel{\rightharpoonup}{*}$ | $=$ | \% 2 |
| 1100 | (9) | \% KLT1 |  |  | - 8 | $\cdots$ | - | $\because$ |
| 1101 | (6) | - $=0 \mathrm{MW} \mathrm{m}=$ |  | $\square$ | -- | - |  | $\div z$ |
| 1110 | () | $\cdots \mathrm{O} \times$ |  |  | * |  |  |  |
| 1111 | (8) | \% 1 U- |  |  | $\therefore{ }^{\circ}$ | $7-$ | 38 | 8] |


| Character Code (DDRAM Data) |  |  |  |  |  |  |  | CGRAM <br> Address |  |  |  |  |  | Character Patterns (CGRAM Data) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | b5 | b4 | b3 | b2 | b1 | b0 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|  |  |  |  |  | 0 | 0 | 0 |  |  |  | 0 | 0 | 0 |  |  |  | 1 | 1 | 1 | 1 | 1 |
|  |  |  |  |  | 0 | 0 | 0 |  |  |  | 0 | 0 | 1 |  |  |  | 0 | 0 | 1 | 0 | 0 |
|  |  |  |  |  | 0 | 0 | 0 |  |  |  | 0 | 1 | 0 |  |  |  | 0 | 0 | 1 | 0 | 0 |
|  |  |  |  |  | 0 | 0 | 0 |  |  |  | 0 | 1 | 1 |  |  |  | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  |  |  | 0 | 0 | 1 | 0 | 0 |
|  |  |  |  |  | 0 | 0 | 0 |  |  |  | 1 | 0 | 1 |  |  |  | 0 | 0 | 1 | 0 | 0 |
|  |  |  |  |  | 0 | 0 | 0 |  |  |  | 1 | 1 | 0 |  |  |  | 0 | 0 | 1 | 0 | 0 |
|  |  |  |  |  | 0 | 0 | 0 |  |  |  | 1 | 1 | 1 |  |  |  | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | 0 | 0 | - |  |  |  | 0 | 0 | 0 |  |  |  | 1 | 1 | 1 | 1 | 0 |
|  |  |  |  |  | 0 | 0 | 1 |  |  |  | 0 | 0 | 1 |  |  |  | 1 | 0 | 0 | 0 | 1 |
|  |  |  |  |  | 0 | 0 | 1 |  |  |  | 0 | 1 | 0 |  |  |  | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 |  | 0 | 0 | 1 |  | 0 |  | 0 | 1 | 1 |  |  |  | 1 | 1 | 1 | 1 | 0 |
|  |  |  |  |  | 0 | 0 | 1 |  | 0 |  | 1 | 0 | 0 |  |  |  | 1 | 0 | 1 | 0 | 0 |
|  |  |  |  |  | 0 | 0 | 1 |  |  |  | 1 | 0 | 1 |  |  |  | 1 | 0 | 0 | 1 | 0 |
|  |  |  |  |  | 0 | 0 | 1 |  |  |  | 1 | - | 0 |  |  |  | 1 | 0 | 0 | 0 | 1 |
|  |  |  |  |  | 0 | 0 | 1 |  |  |  | 1 | 1 | 1 |  |  |  | 0 | 0 | 0 | 0 | 0 |

Table 5 Relationship between CGRAM Addresses, Character Codes (DDRAM) and Character patterns (CGRAM Data)
Notes:

1. Character code bits 0 to 2 correspond to CGRAM address bits 3 to 5 ( 3 bits: 8 types).
2. CGRAM address bits 0 to 2 designate the character pattern line position. The 8 th line is the cursor position and its display is formed by a logical OR with the cursor. Maintain the 8th line data, corresponding to the cursor display position, at 0 as the cursor display. If the 8 th line data is 1,1 bits will light up the 8th line regardless of the cursor presence.
3. Character pattern row positions correspond to CGRAM data bits 0 to 4 (bit 4 being at the left).
4. As shown Table 5, CGRAM character patterns are selected when character code bits 4 to 7 are
all 0 . However, since character code bit 3 has no effect, the R display example above can be selected by either character code 00 H or 08 H .
5. 1 for CGRAM data corresponds to display selection and 0 to non-selection.
"-": Indicates no effect.

## ■ Instructions

There are four categories of instructions that:

- Designate ST7066U functions, such as display format, data length, etc.
- Set internal RAM addresses
- Perform data transfer with internal RAM
- Others


## Instruction Table:

| Instruction | Instruction Code |  |  |  |  |  |  |  |  |  | Description | $\begin{gathered} \hline \text { Description } \\ \text { Time } \\ (270 \mathrm{KHz}) \\ \hline \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |  |  |
| Clear Display | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Write "20H" to DDRAM. and set DDRAM address to "00H" from AC | 1.52 ms |
| Return Home | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $\times$ | Set DDRAM address to " 00 H " from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed. | 1.52 ms |
| Entry Mode Set | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I/D | S | Sets cursor move direction and specifies display shift. These operations are performed during data write and read. | 37 us |
| Display ON/OFF | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | c | B | $D=1$ :entire display on <br> $\mathrm{C}=1$ : cursor on <br> $\mathrm{B}=1$ :cursor position on | 37 us |
| Cursor or Display Shift | 0 | 0 | 0 | 0 | 0 | 1 | S/C | R/L | x | $\times$ | Set cursor moving and display shift control bit, and the direction, without changing DDRAM data. | 37 us |
| Function Set | 0 | 0 | 0 | 0 | 1 | DL | N | F | $\times$ | $\times$ | DL:interface data is $8 / 4$ bits <br> N :number of line is $2 / 1$ <br> F:font size is $5 \times 11 / 5 \times 8$ | 37 us |
| Set CGRAM address | 0 | 0 | 0 | 1 | AC5 | AC4 | AC3 | AC2 | AC1 | ACO | Set CGRAM address in address counter | 37 us |
| Set DDRAM address | 0 | 0 | 1 | AC6 | AC5 | AC4 | AC3 | AC2 | AC1 | ACO | Set DDRAM address in address counter | 37 us |
| Read Busy flag and address | 0 | 1 | BF | AC6 | AC5 | AC4 | AC3 | AC2 | AC1 | ACO | Whether during internal operation or not can be known by reading BF. The contents of address counter can also be read. | 0 us |
| Write data to RAM | 1 | 0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Write data into internal RAM (DDRAM/CGRAM) | 37 us |
| Read data from RAM | 1 | 1 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Read data from internal RAM (DDRAM/CGRAM) | 37 us |

## Note:

Be sure the ST7066U is not in the busy state $(B F=0)$ before sending an instruction from the MPU to the ST7066U. If an instruction is sent without checking the busy flag, the time between the first instruction and next instruction will take much longer than the instruction time itself. Refer to Instruction Table for the list of each instruction execution time.

## ■ Instruction Description

- Clear Display

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0


Clear all the display data by writing "20H" (space code) to all DDRAM address, and set DDRAM address to " 00 H " into AC (address counter). Return cursor to the original status, namely, bring the cursor to the left edge on first line of the display. Make entry mode increment (l/D = "1").

## - Return Home

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

Code | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Return Home is cursor return home instruction. Set DDRAM address to " 00 H " into the address counter. Return cursor to its original site and return display to its original status, if shifted. Contents of DDRAM does not change.

## - Entry Mode Set

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

Code | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I/D | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Set the moving direction of cursor and display.
$>I / D$ : Increment / decrement of DDRAM address (cursor or blink)
When I/D = "High", cursor/blink moves to right and DDRAM address is increased by 1.
When I/D = "Low", cursor/blink moves to left and DDRAM address is decreased by 1.

* CGRAM operates the same as DDRAM, when read from or write to CGRAM.
$>\quad$ S: Shift of entire display
When DDRAM read (CGRAM read/write) operation or $S=$ "Low", shift of entire display is not performed. If $S=$ "High" and DDRAM write operation, shift of entire display is performed according to I/D value (I/D = "1" : shift left, I/D = "0" : shift right).

| S | I/D | Description |
| :---: | :---: | :--- |
| H | H | Shift the display to the left |
| H | L | Shift the display to the right |

- Display ON/OFF

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0


Control display/cursor/blink ON/OFF 1 bit register.
> D : Display ON/OFF control bit
When $\mathrm{D}=$ "High", entire display is turned on.
When $\mathrm{D}=$ "Low", display is turned off, but display data is remained in DDRAM.
> C : Cursor ON/OFF control bit
When C = "High", cursor is turned on.
When $\mathrm{C}=$ "Low", cursor is disappeared in current display, but I/D register remains its data.
> B : Cursor Blink ON/OFF control bit
When B = "High", cursor blink is on, that performs alternate between all the high data and display character at the cursor position.
When $\mathrm{B}=$ "Low", blink is off.

## - Cursor or Display Shift

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

Code | 0 | 0 | 0 | 0 | 0 | 1 | $S / C$ | $R / L$ | $x$ | $x$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Without writing or reading of display data, shift right/left cursor position or display. This instruction is used to correct or search display data. During 2-line mode display, cursor moves to the 2nd line after 40th digit of 1st line. Note that display shift is performed simultaneously in all the line. When displayed data is shifted repeatedly, each line shifted individually. When display shift is performed, the contents of address counter are not changed.

| S/C | R/L | Description | AC Value |
| :---: | :---: | :--- | :--- |
| L | L | Shift cursor to the left | AC=AC-1 |
| L | H | Shift cursor to the right | AC=AC+1 |
| H | L | Shift display to the left. Cursor follows the display shift | AC=AC |
| H | H | Shift display to the right. Cursor follows the display shift | AC=AC |

- Function Set
RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

Code | 0 | 0 | 0 | 0 | 1 | DL | N | F | x | x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## > DL : Interface data length control bit

When DL = "High", it means 8 -bit bus mode with MPU.
When DL = "Low", it means 4-bit bus mode with MPU. So to speak, DL is a signal to select 8 -bit or 4-bit bus mode.

When 4-bit bus mode, it needs to transfer 4-bit data by two times.
$>\quad \mathrm{N}$ : Display line number control bit
When $\mathrm{N}=$ "Low", it means 1 -line display mode.
When $\mathrm{N}=$ "High", 2-line display mode is set.
$>$ F: Display font type control bit
When $F=$ "Low", it means $5 \times 8$ dots format display mode
When $F=$ "High", $5 \times 11$ dots format display mode.

| $\mathbf{N}$ | $\mathbf{F}$ | No. of Display Lines | Character Font | Duty Factor |
| :---: | :---: | :---: | :---: | :---: |
| L | L | 1 | $5 \times 8$ | $1 / 8$ |
| L | $H$ | 1 | $5 \times 11$ | $1 / 11$ |
| $H$ | $\times$ | 2 | $5 \times 8$ | $1 / 16$ |

## - Set CGRAM Address

RS RW
RB7
Code

| 0 | 0 | 0 | 1 | AC5 | AC4 | AC3 | AC2 | AC1 | AC0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Set CGRAM address to AC.
This instruction makes CGRAM data available from MPU.

## - Set DDRAM Address

|  | RS | RW | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 0 | 0 | 1 | AC6 | AC5 | AC4 | AC3 | AC2 | AC1 | AC0 |

Set DDRAM address to AC.
This instruction makes DDRAM data available from MPU.
When 1 -line display mode ( $\mathrm{N}=0$ ), DDRAM address is from " 00 H " to "4FH".
In 2-line display mode ( $\mathrm{N}=1$ ), DDRAM address in the 1st line is from " 00 H " to " 27 H ", and DDRAM address in the 2nd line is from " 40 H " to " 67 H ".

- Read Busy Flag and Address

|  | RS | RW | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 0 | 1 | BF | AC6 | AC5 | AC4 | AC3 | AC2 | AC1 | AC0 |

When $\mathrm{BF}=$ "High", indicates that the internal operation is being processed.So during this time the next instruction cannot be accepted.
The address Counter (AC) stores DDRAM/CGRAM addresses, transferred from IR.
After writing into (reading from) DDRAM/CGRAM, AC is automatically increased (decreased) by 1.

## - Write Data to CGRAM or DDRAM

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

Code | 1 | 0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Write binary 8-bit data to DDRAM/CGRAM. The selection of RAM from DDRAM, CGRAM, is set by the previous address set instruction : DDRAM address set, CGRAM address set. RAM set instruction can also determine the AC direction to RAM.

After write operation, the address is automatically increased/decreased by 1 , according to the entry mode.

## - Read Data from CGRAM or DDRAM

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

Code | 1 | 1 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Read binary 8-bit data from DDRAM/CGRAM.
The selection of RAM is set by the previous address set instruction. If address set instruction of RAM is not performed before this instruction, the data that read first is invalid, because the direction of AC is not determined. If you read RAM data several times without RAM address set instruction before read operation, you can get correct RAM data from the second, but the first data would be incorrect, because there is no time margin to transfer RAM data.

In case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM address set instruction : it also transfer RAM data to output data register. After read operation address counter is automatically increased/decreased by 1 according to the entry mode. After CGRAM read operation, display shift may not be executed correctly.

* In case of RAM write operation, after this AC is increased/decreased by 1 like read operation. In this time, AC indicates the next address position, but you can read only the previous data by read instruction.


## ■ Reset Function

## Initializing by Internal Reset Circuit

An internal reset circuit automatically initializes the ST7066U when the power is turned on. The following instructions are executed during the initialization. The busy flag (BF) is kept in the busy state until the initialization ends $(B F=1)$. The busy state lasts for 40 ms after VCC rises to 4.5 V .

1. Display clear
2. Function set:

DL = 1; 8-bit interface data
$\mathrm{N}=0$; 1-line display
$F=0 ; 5 \times 8$ dot character font
3. Display on/off control:

D = 0; Display off
C $=0$; Cursor off
B $=0$; Blinking off
4. Entry mode set:

I/D = 1; Increment by 1
S = 0; No shift
Note:
If the electrical characteristics conditions listed in the table Power Supply Conditions (Page 31) are not met, the internal reset circuit will not operate normally and will fail to initialize the ST7066U. For such a case, initialization must be performed by the MPU as explain by the following figures.

## - Initializing by Instruction

- 8-bit Interface (fosc=270KHz)


BF cannot be checked before this instruction.

| Function set |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | N | F | X | X |

BF cannot be checked before this instruction.


| Display clear |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB | DB0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
|  |  |  |  |  |  |  |  |  |  |



Initial Program Code Example For 8051 MPU(8 Bit Interface):
INITIAL_START:
CALL DELAY40mS
MOV A,\#38H ;FUNCTION SET
CALL WRINS_NOCHK ; 8 bit,N=1,5*7dot
CALL DELAY37US
MOV A,\#38H ;FUNCTION SET
CALL WRINS_NOCHK ; 8 bit,N=1,5*7dot
CALL DELAY37uS
MOV A,\#OFH ;DISPLAY ON
CALL WRINS_CHK
CALL DELAY37US
MOV A,\#01H ;CLEAR DISPLAY
CALL WRINS_CHK
CALL DELAY ${ }^{-} .52 \mathrm{mS}$
MOV A,\#06H ;ENTRY MODE SET
CALL WRINS_CHK ;CURSOR MOVES TO RIGHT
CALL DELAY37US
MAIN_START:
XXXX
XXXX
XXXX
XXXX

WRINS CHK:
C̄ALL CHK_BUSY
WRINS_NOCHK:

| CLR | RS | ;EX:Port 3.0 |
| :--- | :--- | :--- |
| CLR | RW | ;EX:Port 3.1 |
| SETB E | ;EX:Port 3.2 |  |
| MOV | P1,A | ;EX:Port 1=Data Bus |
| CLR | E |  |
| MOV | P1,\#FFH | ;For Check Busy Flag |
| RET |  |  |
| ;------------------------------------------------------------------------- |  |  |
| CHK_BUSY: | ;Check Busy Flag |  |
| CLR | RS |  |
| SETB | RW |  |
| SETB E |  |  |
| JB | P1.7,\$ |  |
| CLR | E |  |
| RET |  |  |

- 4-bit Interface (fosc=270KHz)
Wait time >37uS
Function set


| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | X | X | X | X |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | N | F | X | X | X | X | X | X |

BF cannot be checked before this instruction.

Wait time >37uS

Function set
RS $\mathrm{R} / \mathrm{W}$ DB7 DB6 $\operatorname{DB5}$ DB4 DB3 DB2 DB1 DB0

| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{X}$ |  |  |  |  |  |  |  |  |
| $\mathbf{0}$ | $\mathbf{0}$ | N | F | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ |
| $\mathbf{X}$ |  |  |  |  |  |  |  |  |

Wait time >37uS

| Display ON/OFF control |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| 0 | 0 | 0 | 0 | 0 | 0 | X | X | X | X |
| 0 | 0 | 1 | D | C | B | X | X | X | X |

Wait time >37uS


Display clear
RS R/W DB7 DB6 $\operatorname{DB5}$ DB4 DB3 DB2 $\operatorname{DB1}$ DB0

| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ |

Wait time $>1.52 \mathrm{mS}$
Entry mode set


Initialization end

Initial Program Code Example For 8051 MPU(4 Bit Interface):

INITIAL_START:
CALL DELAY40mS
MOV A,\#38H ;FUNCTION SET
CALL WRINS_ONCE ; 8 bit,N=1,5*7dot
CALL DELAY37US
MOV A,\#28H ;FUNCTION SET
CALL WRINS_NOCHK ; 4 bit,N=1,5*7dot
CALL DELAY37US
MOV A,\#28H ;FUNCTION SET
CALL WRINS_NOCHK ;4 bit,N=1,5*7dot
CALL DELAY37uS
MOV A,\#OFH ;DISPLAY ON
CALL WRINS_CHK
CALL DELAY37US
MOV A,\#01H ;CLEAR DISPLAY
CALL WRINS_CHK
CALL DELAY 1.52 mS
MOV A,\#06H ;ENTRY MODE SET
CALL WRINS_CHK
CALL DELAY37US
MAIN_START:
XXXX
XXXX
XXXX
XXXX

WRINS_CHK:
CALL CHK_BUSY
WRINS_NOCHK:
PUSH A
ANL A,\#FOH
CLR RS ;EX:Port 3.0
CLR RW
SETB E
;EX:Port 3.1
;EX:Port 3.2
MOV P1,A
;EX:Port1=Data Bus

CLR E
POP A
SWAP A
WRINS_ONCE:
ANL A,\#FOH
CLR RS
CLR RW
SETB E
MOV P1,A
CLR E
MOV P1,\#FFH ;For Check Bus Flag
RET
CHK_BUSY: ;Check Busy Flag
PUSH A
MOV P1,\#FFH
\$1
CLR RS
SETB RW
SETB E
MOV A,P1
CLR E
MOV P1,\#FFH
CLR RS
SETB RW
SETB E
NOP
CLR E
JB A.7,\$1
POP A
RET

## ■ Interfacing to the MPU

The ST7066U can send data in either two 4-bit operations or one 8-bit operation, thus allowing interfacing with 4or 8-bit MPU.

- For 4-bit interface data, only four bus lines (DB4 to DB7) are used for transfer. Bus lines DB0 to DB3 are disabled. The data transfer between the ST7066U and the MPU is completed after the 4-bit data has been transferred twice. As for the order of data transfer, the four high order bits (for 8-bit operation, DB4 to DB7) are transferred before the four low order bits (for 8-bit operation, DB0 to DB3). The busy flag must be checked (one instruction) after the 4-bit data has been transferred twice. Two more 4-bit operations then transfer the busy flag and address counter data.
> Example of busy flag check timing sequence



## > Intel 8051 interface



- For 8-bit interface data, all eight bus lines (DB0 to DB7) are used.
> Example of busy flag check timing sequence


Intel 8051 interface


## ■ Supply Voltage for LCD Drive

There are different voltages that supply to ST7066U's pin (V1-V5) to obtain LCD drive waveform. The relations of the bias, duty factor and supply voltages are shown as below:

|  | Duty Factor |  |
| :---: | :---: | :---: |
|  | $1 / 8,1 / 11$ | $1 / 16$ |
|  | Bias |  |
| Supply Voltage | $1 / 4$ | $1 / 5$ |
| V 1 | $\mathrm{Vcc}-1 / 4 \mathrm{VLCD}$ | $\mathrm{Vcc}-1 / 5 \mathrm{VLCD}$ |
| V 2 | $\mathrm{Vcc}-1 / 2 \mathrm{VLCD}$ | $\mathrm{Vcc}-2 / 5 \mathrm{VLCD}$ |
| V 3 | $\mathrm{Vcc}-1 / 2 \mathrm{VLCD}$ | $\mathrm{Vcc}-3 / 5 \mathrm{VLCD}$ |
| V 4 | $\mathrm{Vcc}-3 / 4 \mathrm{VLCD}$ | $\mathrm{Vcc}-4 / 5 \mathrm{VLCD}$ |
| V 5 | $\mathrm{Vcc}-\mathrm{VLCD}$ | $\mathrm{Vcc}-\mathrm{VLCD}$ |



## ■ Timing Characteristics

- Writing data from MPU to ST7066U

- Reading data from ST7066U to MPU

- Interface Timing with External Driver


■ Power Supply Conditions


| Symbol | Characteristics | Description | Min. | Typ. | Max. | Unit |  |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| tPOR | Power rise time | Power rise time that will trigger <br> internal power on reset circuit | 0.1 |  | 100 | ms |  |
| tIOL | I/O Low time | The period that I/O is kept low. | 40 |  |  | ms |  |
| tPW | Enable pulse width | Please refer to the following tables. |  |  |  |  |  |

1. During tPOR, VDD noise should be reduced (especially close to 2.0 V ). Otherwise the Power-ON-Reset function might be triggered several times and maybe cause unexpected result.
2. During tIOL, the I/O ports of the interface (control and data signals) should be kept at "Low".

## - AC Characteristics

( $\mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{VCC}=2.7 \mathrm{~V}$ )

| Symbol | Characteristics | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Internal Clock Operation |  |  |  |  |  |  |
| $\mathrm{f}_{\text {osc }}$ | OSC Frequency | $\mathrm{R}=75 \mathrm{~K} \Omega$ | 190 | 270 | 350 | KHz |
| External Clock Operation |  |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{EX}}$ | External Frequency | - | 125 | 270 | 410 | KHz |
|  | Duty Cycle | - | 45 | 50 | 55 | \% |
| $\mathrm{T}_{\mathrm{R}}, \mathrm{T}_{\mathrm{F}}$ | Rise/Fall Time | - | - | - | 0.2 | $\mu \mathrm{s}$ |
| Write Mode (Writing data from MPU to ST7066U) |  |  |  |  |  |  |
| $\mathrm{T}_{\mathrm{c}}$ | Enable Cycle Time | Pin E | 1200 | - | - | ns |
| $\mathrm{T}_{\text {PW }}$ | Enable Pulse Width | Pin E | 460 | - | - | ns |
| $\mathrm{T}_{\mathrm{R}}, \mathrm{T}_{\mathrm{F}}$ | Enable Rise/Fall Time | Pin E | - | - | 25 | ns |
| $\mathrm{T}_{\text {AS }}$ | Address Setup Time | Pins: RS,RW,E | 0 | - | - | ns |
| $\mathrm{T}_{\text {AH }}$ | Address Hold Time | Pins: RS,RW, E | 10 | - | - | ns |
| $\mathrm{T}_{\text {DSw }}$ | Data Setup Time | Pins: DB0 - DB7 | 80 | - | - | ns |
| $\mathrm{T}_{\mathrm{H}}$ | Data Hold Time | Pins: DB0-DB7 | 10 | - | - | ns |
| Read Mode (Reading Data from ST7066U to MPU) |  |  |  |  |  |  |
| Tc | Enable Cycle Time | Pin E | 1200 | - | - | ns |
| $\mathrm{T}_{\text {PW }}$ | Enable Pulse Width | Pin E | 480 | - | - | ns |
| $\mathrm{T}_{\mathrm{R},}, \mathrm{T}_{\mathrm{F}}$ | Enable Rise/Fall Time | Pin E | - | - | 25 | ns |
| $\mathrm{T}_{\text {AS }}$ | Address Setup Time | Pins: RS,RW,E | 0 | - | - | ns |
| $\mathrm{T}_{\text {AH }}$ | Address Hold Time | Pins: RS,RW,E | 10 | - | - | ns |
| $\mathrm{T}_{\text {DDR }}$ | Data Setup Time | Pins: DB0 - DB7 | - | - | 320 | ns |
| $\mathrm{T}_{\mathrm{H}}$ | Data Hold Time | Pins: DB0 - DB7 | 10 | - | - | ns |
| Interface Mode with LCD Driver(ST7065) |  |  |  |  |  |  |
| $\mathrm{T}_{\text {cwh }}$ | Clock Pulse with High | Pins: CL1, CL2 | 800 | - | - | ns |
| $\mathrm{T}_{\text {cwL }}$ | Clock Pulse with Low | Pins: CL1, CL2 | 800 | - | - | ns |
| $\mathrm{T}_{\text {CST }}$ | Clock Setup Time | Pins: CL1, CL2 | 500 | - | - | ns |
| $\mathrm{T}_{\text {su }}$ | Data Setup Time | Pin: D | 300 | - | - | ns |
| $\mathrm{T}_{\text {DH }}$ | Data Hold Time | Pin: D | 300 | - | - | ns |
| $\mathrm{T}_{\mathrm{DM}}$ | M Delay Time | Pin: M | 0 | - | 2000 | ns |

## - AC Characteristics

$\left(\mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V}\right)$

| Symbol | Characteristics | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Internal Clock Operation |  |  |  |  |  |  |
| fosc | OSC Frequency | $\mathrm{R}=91 \mathrm{~K} \Omega$ | 190 | 270 | 350 | KHz |
| External Clock Operation |  |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{EX}}$ | External Frequency | - | 125 | 270 | 410 | KHz |
|  | Duty Cycle | - | 45 | 50 | 55 | \% |
| $\mathrm{T}_{\mathrm{R}}, \mathrm{T}_{\mathrm{F}}$ | Rise/Fall Time | - | - | - | 0.2 | $\mu \mathrm{s}$ |
| Write Mode (Writing data from MPU to ST7066U) |  |  |  |  |  |  |
| $\mathrm{T}_{\mathrm{C}}$ | Enable Cycle Time | Pin E | 1200 | - | - | ns |
| $\mathrm{T}_{\text {PW }}$ | Enable Pulse Width | Pin E | 140 | - | - | ns |
| $\mathrm{T}_{\mathrm{R}}, \mathrm{T}_{\mathrm{F}}$ | Enable Rise/Fall Time | Pin E | - | - | 25 | ns |
| $\mathrm{T}_{\text {AS }}$ | Address Setup Time | Pins: RS,RW,E | 0 | - | - | ns |
| $\mathrm{T}_{\text {AH }}$ | Address Hold Time | Pins: RS,RW,E | 10 | - | - | ns |
| T ${ }_{\text {DSW }}$ | Data Setup Time | Pins: DB0 - DB7 | 40 | - | - | ns |
| $\mathrm{T}_{\mathrm{H}}$ | Data Hold Time | Pins: DB0-DB7 | 10 | - | - | ns |
| Read Mode (Reading Data from ST7066U to MPU) |  |  |  |  |  |  |
| $\mathrm{T}_{\mathrm{C}}$ | Enable Cycle Time | Pin E | 1200 | - | - | ns |
| TPW | Enable Pulse Width | Pin E | 140 | - | - | ns |
| $\mathrm{T}_{\mathrm{R}}, \mathrm{T}_{\mathrm{F}}$ | Enable Rise/Fall Time | Pin E | - | - | 25 | ns |
| $\mathrm{T}_{\text {AS }}$ | Address Setup Time | Pins: RS,RW,E | 0 | - | - | ns |
| $\mathrm{T}_{\text {AH }}$ | Address Hold Time | Pins: RS, RW, E | 10 | - | - | ns |
| $\mathrm{T}_{\text {DDR }}$ | Data Setup Time | Pins: DB0 - DB7 | - | - | 100 | ns |
| $\mathrm{T}_{\mathrm{H}}$ | Data Hold Time | Pins: DB0-DB7 | 10 | - | - | ns |
| Interface Mode with LCD Driver(ST7065) |  |  |  |  |  |  |
| $\mathrm{T}_{\text {CWH }}$ | Clock Pulse with High | Pins: CL1, CL2 | 800 | - | - | ns |
| $\mathrm{T}_{\text {CWL }}$ | Clock Pulse with Low | Pins: CL1, CL2 | 800 | - | - | ns |
| $\mathrm{T}_{\text {CST }}$ | Clock Setup Time | Pins: CL1, CL2 | 500 | - | - | ns |
| $\mathrm{T}_{\text {SU }}$ | Data Setup Time | Pin: D | 300 | - | - | ns |
| $\mathrm{T}_{\mathrm{DH}}$ | Data Hold Time | Pin: D | 300 | - | - | ns |
| $\mathrm{T}_{\mathrm{DM}}$ | M Delay Time | Pin: M | 0 | - | 2000 | ns |

■ Absolute Maximum Ratings

| Characteristics | Symbol | Value |
| :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 |
| LCD Driver Voltage | $\mathrm{V}_{\mathrm{LCD}}$ | $\mathrm{VCC}-10.0$ to $\mathrm{VCC}+0.3$ |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}}$ | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {STO }}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

## DC Characteristics

( $\mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{VCC}=2.7 \mathrm{~V}-4.5 \mathrm{~V}$ )

| Symbol | Characteristics | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{cc}}$ | Operating Voltage | - | 2.7 | - | 4.5 | V |
| $\mathrm{V}_{\text {LCD }}$ | LCD Voltage | $\mathrm{V}_{\mathrm{cc}}-\mathrm{V} 5$ | 3.0 | - | 10.0 | V |
| $\mathrm{I}_{\mathrm{cc}}$ | Power Supply Current | $\begin{gathered} \mathrm{f}_{\mathrm{osc}}=270 \mathrm{KHz} \\ \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V} \end{gathered}$ | - | 0.1 | 0.25 | mA |
| $\mathrm{V}_{\mathrm{HH}}$ | Input High Voltage (Except OSC1) | - | 0.7Vcc | - | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\text {LL }}$ | Input Low Voltage (Except OSC1) | - | -0.3 | - | 0.6 | V |
| $\mathrm{V}_{\mathrm{H} 2}$ | Input High Voltage (OSC1) | - | 0.7 Vcc | - | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\mathrm{LL} 2}$ | Input Low Voltage (OSC1) | - | - | - | 0.2 Vcc | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage (DB0 - DB7) | $\mathrm{I}_{\mathrm{OH}}=-0.1 \mathrm{~mA}$ | $\begin{aligned} & 0.75 \\ & \text { Vcc } \end{aligned}$ | - | - | V |
| $\mathrm{V}_{\text {OLI }}$ | Output Low Voltage (DB0 - DB7) | $\mathrm{l}_{\mathrm{OL}}=0.1 \mathrm{~mA}$ | - | - | 0.2 Vcc | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage (Except DB0 - DB7) | $\mathrm{I}_{\mathrm{OH}}=-0.04 \mathrm{~mA}$ | $0.8 \mathrm{~V}_{\mathrm{cc}}$ | - | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage (Except DB0 - DB7) | $\mathrm{l}_{\mathrm{oL}}=0.04 \mathrm{~mA}$ | - | - | $0.2 \mathrm{~V}_{\text {cc }}$ | V |
| $\mathrm{R}_{\text {сом }}$ | Common Resistance | $\mathrm{V}_{\text {LCD }}=4 \mathrm{~V}, \mathrm{I}_{\mathrm{d}}=0.05 \mathrm{~mA}$ | - | 2 | 20 | $\mathrm{K} \Omega$ |
| $\mathrm{R}_{\text {SEG }}$ | Segment Resistance | $\mathrm{V}_{\text {LCD }}=4 \mathrm{~V}, \mathrm{I}_{\mathrm{d}}=0.05 \mathrm{~mA}$ | - | 2 | 30 | $\mathrm{K} \Omega$ |
| $\mathrm{I}_{\text {LEAK }}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{Cc}}$ | -1 | - | 1 | $\mu \mathrm{A}$ |
| Ipup | Pull Up MOS Current | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | -10 | -50 | -120 | $\mu \mathrm{A}$ |

## DC Characteristics

$\left(\mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{Cc}}=4.5 \mathrm{~V}-5.5 \mathrm{~V}\right)$

| Symbol | Characteristics | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{cc}}$ | Operating Voltage | - | 4.5 | - | 5.5 | V |
| $\mathrm{V}_{\text {LCD }}$ | LCD Voltage | $\mathrm{V}_{\mathrm{cc}}-\mathrm{V} 5$ | 3.0 | - | 10.0 | V |
| $I_{\text {cc }}$ | Power Supply Current | $\begin{gathered} \mathrm{f}_{\mathrm{osc}}=270 \mathrm{KHz} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \end{gathered}$ | - | 0.2 | 0.5 | mA |
| $\mathrm{V}_{\mathrm{HH} 1}$ | Input High Voltage (Except OSC1) | - | 0.7Vcc | - | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\text {LL } 1}$ | Input Low Voltage (Except OSC1) | - | -0.3 | - | 0.6 | V |
| $\mathrm{V}_{1+2}$ | Input High Voltage (OSC1) | - | $\mathrm{V}_{\mathrm{cc}}{ }^{-1}$ | - | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\mathrm{LL} 2}$ | Input Low Voltage (OSC1) | - | - | - | 1.0 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage (DB0 - DB7) | $\mathrm{I}_{\text {OH }}=-0.1 \mathrm{~mA}$ | 3.9 | - | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\text {OLI }}$ | Output Low Voltage (DB0 - DB7) | $\mathrm{l}_{\mathrm{OL}}=0.1 \mathrm{~mA}$ | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage (Except DB0 - DB7) | $\mathrm{I}_{\mathrm{OH}}=-0.04 \mathrm{~mA}$ | $0.9 \mathrm{~V}_{\text {cc }}$ | - | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage (Except DB0 - DB7) | $\mathrm{l}_{\mathrm{oL}}=0.04 \mathrm{~mA}$ | - | - | $0.1 \mathrm{~V}_{\mathrm{cc}}$ | V |
| $\mathrm{R}_{\text {сом }}$ | Common Resistance | $\mathrm{V}_{\mathrm{LCD}}=4 \mathrm{~V}, \mathrm{I}_{\mathrm{d}}=0.05 \mathrm{~mA}$ | - | 2 | 20 | K $\Omega$ |
| $\mathrm{R}_{\text {SEG }}$ | Segment Resistance | $\mathrm{V}_{\mathrm{LCD}}=4 \mathrm{~V}, \mathrm{I}_{\mathrm{d}}=0.05 \mathrm{~mA}$ | - | 2 | 30 | $\mathrm{K} \Omega$ |
| $I_{\text {LEAK }}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | -1 | - | 1 | $\mu \mathrm{A}$ |
| Ipup | Pull Up MOS Current | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | -50 | -110 | -180 | $\mu \mathrm{A}$ |

## ST7066U

## - LCD Frame Frequency

- Assume the oscillation frequency is $270 \mathrm{KHZ}, 1$ clock cycle time $=3.7 \mathrm{us}, 1 / 16$ duty; $1 / 5$ bias, 1 frame $=3.7$ us $\times 200 \times 16=11840 \mathrm{us}=11.8 \mathrm{~ms}(84.7 \mathrm{~Hz})$

- Assume the oscillation frequency is $270 \mathrm{KHZ}, 1$ clock cycle time $=3.7$ us, $1 / 11$ duty; $1 / 4$ bias, 1 frame $=3.7 \mathrm{us} \times 400 \times 11=16280 \mathrm{us}=16.3 \mathrm{~ms}(61.3 \mathrm{~Hz})$

- Assume the oscillation frequency is $270 \mathrm{KHZ}, 1$ clock cycle time $=3.7$ us, $1 / 8$ duty; $1 / 4$ bias, 1 frame $=$ 3.7us $\times 400 \times 8=11840$ us $=11.8 \mathrm{~ms}$ ( 84.7 Hz )

- I/O Pad Configuration


1. $5 \times 8$ dots, 8 characters $x 1$ line ( $1 / 4$ bias, $1 / 8$ duty)

2. $5 \times 11$ dots, 8 characters $\times 1$ line ( $1 / 4$ bias, $1 / 11$ duty)

3. $5 \times 8$ dots, 8 characters $x 2$ line ( $1 / 5$ bias, $1 / 16$ duty)

4. $5 \times 8$ dots, 16 characters $x 1$ line ( $1 / 5$ bias, $1 / 16$ duty)


- Application Circuit


