# FocusLCDs.com LCDs MADE SIMPLE ${ }^{\ominus}$ <br> Ph. 480-503-4295 | NOPP@FocusLCD.com <br> TFT | CHARACTER | UWVD | FSC | SEGMENT | CUSTDM | REPLACEMENT 

## Character Display Module

Part Number
C82BXBSGN02WR2
Overview
$8 \times 2$, STN, Gray background color, no
backlight, Top view angle, Wide temp,
Reflective, 3.0 volt at 500 uA and the Bezel height is 4.3 mm from top of PCB to Top of bezel. Controller \# S6A0069-00/01

## Features

1. $5 \times 8$ dots
2. Built-in controller (ST7066U-0A or equivalent)
3. +5 V power supply
4. Easy interface with 4-bit or 8 -bit MPU
5. Display Mode: STN(Gray), Reflective
6. Viewing angle: 12:00 O'clock
7. Without Backlight

## Outline dimension



## Absolute maximum ratings

| Item | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Power supply for Logic | VDD-VSS | -0.3 | 7 | V |
| Power supply for LCD | VDD-V0 | 3 | 10 | V |
| Input voltage | VIN | -0.3 | VDD | V |
| Supply current for LED backlight | ILED |  | - | mA |
| Operating temperature range | Top | -20 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | Tst | -30 | +80 |  |

## Block diagram



## Interface pin description

| Pin <br> no. | Symbol | External <br> connection | Function |
| :---: | :---: | :---: | :--- |
| 1 | $\mathrm{~V}_{\mathrm{ss}}$ |  | Signal ground for LCM (GND) |

## Contrast adjust



Vod-Vo: LCD Driving voltage
VR: 10k~20k

## Optical characteristics



STN type display module

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Viewing angle | $\theta 1$ | $\mathrm{C} \geq 2$ |  | 40 |  | deg |
|  | $\theta 2$ |  |  | 20 |  |  |
|  | Ф1 |  |  | 35 |  |  |
|  | Ф2 |  |  | 35 |  |  |
| Contrast ratio | $\mathrm{C}_{\mathrm{r}}$ |  | - | 6 | - | - |
| Response time (rise) | $\mathrm{T}_{\mathrm{r}}$ | - | - | 200 | 250 | ms |
| Response time (fall) | $\mathrm{T}_{\mathrm{r}}$ | - | - | 300 | 350 | s |

## Electrical characteristics

DC characteristics

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Supply voltage for LCD | $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{O}}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | - | 4.5 | - | V |
| Input voltage | $\mathrm{V}_{\mathrm{DD}}$ |  | 4.7 | 5.0 | 5.3 |  |
| Supply current | $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | - | 1.0 | 1.5 | mA |
| Input leakage current | $\mathrm{I}_{\mathrm{LKG}}$ |  | -1.0 | - | 1.0 | uA |
| "H" level input voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}$ |  |
| "L" level input voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | -0.3 | - | 0.6 |  |
| "H" level output voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{LOH}=-0.1 \mathrm{~mA}$ | V |  |  |  |
| "L" level output voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{LOH}=0.1 \mathrm{~mA}$ | 3.9 | - | $\mathrm{V}_{\mathrm{DD}}$ | V |

## AC Characteristics

LCDs MADE SIMPLE®
Read cycle ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VDD}=5.0 \mathrm{~V}$ )

| Parameter | Symbol | Test pin | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Enable cycle time | $\mathrm{tc}_{\text {c }}$ | E | 1200 | - | - | ns |
| Enable pulse width | $\mathrm{t}_{\mathrm{pw}}$ |  | 140 | - | - |  |
| Enable rise/fall time | tr, tf |  | - | - | 25 |  |
| Address setup time | tas | RS; R/W,E | 0 | - | - |  |
| Address hold time | tah | RS; R/W,E | 10 | - | - |  |
| Data setup delay | tddr | DB0~DB7 | - | - | 100 |  |
| Data hold time | th |  | 10 | - | - |  |

Read mode timing diagram


Write cycle $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VDD}=5.0 \mathrm{~V}\right)$

| Parameter | Symbol | Test pin | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Enable cycle time | tc | E | 1200 | - | - | ns |
| Enable pulse width | $\mathrm{t}_{\mathrm{pw}}$ |  | 140 | - | - |  |
| Enable rise/fall time | tr, tf |  | - | - | 25 |  |
| Address setup time | tas | RS; R/W,E | 0 | - | - |  |
| Address hold time | tah | RS; R/W,E | 10 | - | - |  |
| Data setup delay | tdsw | DB0~DB7 | 40 | - | - |  |
| Data hold time | th |  | 10 | - | - |  |

## Write mode timing diagram



## FUNCTION DESCRIPTION

## > System Interface

This chip has all two kinds of interface type with MPU : 4-bit bus and 8-bit bus. 4-bit bus and 8-bit bus is selected by DL bit in the instruction register.

## Interface with 8-bit MPU

When interfacing data length is 8-bit, transfer is performed at a time through 8 ports, from DB0 to DB7. Example of timing sequence is shown below.


## Interface with 4-bit MPU

When interfacing data length is 4-bit, only 4 ports, from DB4 to DB7, are used as data bus. At first higher 4 -bit (in case of 8 -bit bus mode, the contents of DB4 - DB7) are transferred, and then lower 4-bit (in case of 8-bit bus mode, the contents of DB0 - DB3) are transferred. So transfer is performed by two times. Busy Flag outputs "High" after the second transfer are ended. Example of timing sequence is shown below.


## $>$ Busy Flag (BF)

When BF = "High", it indicates that the internal operation is being processed. So during this time the next instruction cannot be accepted. BF can be read, when RS = Low and R/W = High (Read Instruction Operation), through DB7 port. Before executing the next instruction, be sure that BF is not high.

## > Address Counter (AC)

Address Counter (AC) stores DDRAM/CGRAM address, transferred from IR. After writing into (reading from) DDRAM/CGRAM, AC is automatically increased (decreased) by 1 . When RS = "Low" and R/W = "High", AC can be read through DB0 - DB6 ports.

## > Display Data RAM (DDRAM)

DDRAM stores display data of maximum $80 \times 8$ bits ( 80 characters). DDRAM address is set in the address counter (AC) as a hexadecimal number.

| Display position | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DDRAM address | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 |
| DDRAM address | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 |

## > CGROM (Character Generator ROM)

CGROM has a $5 \times 8$ dots 204 characters pattern and a $5 \times 10$ dots 32 characters pattern. CGROM has 204 character patterns of $5 \times 8$ dots.
> CGRAM (Character Generator RAM)
CGRAM has up to 58 dot, 8 characters. By writing font data to CGRAM, user defined characters can be used.

| Character Code (DDRAM Data) |  |  |  |  |  |  |  |  | CGRAM <br> Address |  |  |  |  |  | Character Patterns (CGRAM Data) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | b5 | b4 | b3 | b2 | b1 | b0 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|  |  |  |  |  |  | 0 | 0 | 0 |  |  |  | 0 | 0 | 0 |  |  |  | 1 | 1 | 1 | 1 | 1 |
|  |  |  |  |  |  | 0 | 0 | 0 |  |  |  | 0 | 0 | 1 |  |  |  | 0 | 0 | 1 | 0 | 0 |
|  |  |  |  |  |  | 0 | 0 | 0 |  |  |  | 0 | 1 | 0 |  |  |  | 0 | 0 | 1 | 0 | 0 |
|  | 0 |  | 0 | 0 |  | 0 | 0 | 0 |  | 0 | 0 | 0 | 1 | 1 |  |  |  | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | - | - |  | 0 | 0 | 1 | 0 | 0 |
|  |  |  |  |  |  | 0 | 0 | 0 |  |  |  | 1 | 0 | 1 |  |  |  | 0 | 0 | 1 | 0 | 0 |
|  |  |  |  |  |  | 0 | 0 | 0 |  |  |  | 1 | 1 | 0 |  |  |  | 0 | 0 | 1 | 0 | 0 |
|  |  |  |  |  |  | 0 | 0 | 0 |  |  |  | 1 | 1 | 1 |  |  |  | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  | 0 | 0 | 1 |  |  |  | 0 | 0 | 0 |  |  |  | 1 | 1 | 1 | 1 | 0 |
|  |  |  |  |  |  | 0 | 0 | 1 |  |  |  | 0 | 0 | 1 |  |  |  | 1 | 0 | 0 | 0 | 1 |
|  |  |  |  |  |  | 0 | 0 | 1 |  |  |  | 0 | 1 | 0 |  |  |  | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | - | - | - | 1 | 1 | 1 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | - | - | - | 1 | 0 | 1 | 0 | 0 |
|  |  |  |  |  |  | 0 | 0 | 1 |  |  |  | 1 | 0 | 1 |  |  |  | 1 | 0 | 0 | 1 | 0 |
|  |  |  |  |  |  | 0 | 0 | 1 |  |  |  | 1 | 1 | 0 |  |  |  | 1 | 0 | 0 | 0 | 1 |
|  |  |  |  |  |  | 0 | 0 | 1 |  |  |  | 1 | 1 | 1 |  |  |  | 0 | 0 | 0 | 0 | 0 |

Relationship between CGRAM Addresses, Character Codes (DDRAM) and Character patterns (CGRAM Data) Notes:

1. Character code bits 0 to 2 correspond to CGRAM address bits 3 to 5 ( 3 bits: 8 types).
2. CGRAM address bits 0 to 2 designate the character pattern line position. The 8th line is the cursor position and its display is formed by a logical OR with the cursor. Maintain the 8th line data, corresponding to the cursor display position, at 0 as the cursor display. If the 8 th line data is 1,1 bit will light up the 8 th line regardless of the cursor presence.
3. Character pattern row positions correspond to CGRAM data bits 0 to 4 (bit 4 being at the left).
4. As shown Table, CGRAM character patterns are selected when character code bits 4 to 7 are all 0 . However, since character code bit 3 has no effect, the R display example above can be selected by either character code 00 H or 08 H .
5. 1 for CGRAM data corresponds to display selection and 0 to non-selection. "-": Indicates no effect.

## > Cursor/Blink Control Circuit

It controls cursor/blink ON/OFF at cursor position.

## 10.Instruction description

## Outline

To overcome the speed difference between the internal clock of ST7066U and the MPU clock, ST7066U performs internal operations by storing control in formations to IR or DR. The internal operation is determined according to the signal from MPU, composed of read/write and data bus (Refer to Table7).
Instructions can be divided largely into four groups:

1) ST7066U function set instructions (set display methods, set data length, etc.)
2) Address set instructions to internal RAM
3) Data transfer instructions with internal RAM
4) Others

The address of the internal RAM is automatically increased or decreased by 1.
Note: during internal operation, busy flag (DB7) is read "High".
Busy flag check must be preceded by the next instruction.

## Instruction Table

| Instruction | Instruction code |  |  |  |  |  |  |  |  |  | Description | Execution time (fosc= 270 KHZ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RS | R/W | DB7 | DB6 | $\frac{\mathrm{DB}}{5}$ | DB4 | DB3 | DB2 | $\begin{array}{\|l\|} \hline \text { DB } \\ \hline \end{array}$ | DB0 |  |  |
| Clear Display | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Write "20H" to DDRA and set DDRAM address to " 00 H " from AC | 1.53 ms |
| Return Home | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | - | Set DDRAM address to " 00 H " From AC and return cursor to Its original position if shifted. The contents of DDRAM are not changed. | 1.53 ms |
| Entry mode Set | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I/D | SH | Assign cursor moving direction And blinking of entire display | 39us |
| Display ON/ OFF control | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | C | B | Set display (D), cursor (C), and Blinking of cursor (B) on/off Control bit. |  |
| Cursor or Display shift | 0 | 0 | 0 | 0 | 0 | 1 | S/C | R/L | - | - | Set cursor moving and display Shift control bit, and the Direction, without changing of DDRAM data. | 39us |
| Function set | 0 | 0 | 0 | 0 | 1 | DL | N | F | - | - | Set interface data length (DL: 8-Bit/4-bit), numbers of display Line ( $\mathrm{N}:=2$-line/ 1 -line) and, Display font type (F: $5 \times 11 / 5 \times 8$ ) | 39us |
| Set CGRAM Address | 0 | 0 | 0 | 1 | AC5 | AC4 | AC3 | AC2 | AC1 | ACO | Set CGRAM address in address Counter. | 39us |
| Set DDRAM Address | 0 | 0 | 1 | AC6 | AC5 | AC4 | AC3 | AC2 | AC1 | ACO | $\begin{aligned} & \text { Set DDRAM address in } \\ & \text { address Counter. } \end{aligned}$ | 39us |
| Read busy <br> Flag and Address | 0 | 1 | BF | AC6 | AC5 | AC4 | AC3 | AC2 | AC1 | ACO | Whether during internal Operation or not can be known By reading BF. The contents of Address counter can also be read. | Ous |
| Write data to Address | 1 | 0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Write data into internal RAM (DDRAM/CGRAM). | 43us |
| Read data From RAM | 1 | 1 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Read data from internal RAM (DDRAM/CGRAM). | 43us |

NOTE:
When an MPU program with checking the busy flag (DB7) is made, it must be necessary $1 / 2$ fosc is necessary for executing the next instruction by the falling edge of the "E" signal after the busy flag (DB7) goes to "Low".

1) Clear display

| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

Clear all the display data by writing " 20 H " (space code) to all DDRAM address, and set DDRAM address to " 00 H " into AC (address counter).

Return cursor to the original status, namely, bring the cursor to the left edge on the fist line of the display. Make the entry mode increment (I/D="High").

## 2) Return home

| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | - |

Return home is cursor return home instruction.
Set DDRAM address to " 00 H " into the address counter.
Return cursor to its original site and return display to its original status, if shifted.
Contents of DDRAM does not change.

## 3) Entry mode set

| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I/D | SH |

Set the moving direction of cursor and display.

## I/D: increment / decrement of DDRAM address (cursor or blink)

When I/D="high", cursor/blink moves to right and DDRAM address is increased by 1.
When I/D="Low", cursor/blink moves to left and DDRAM address is increased by 1 .
*CGRAM operates the same way as DDRAM, when reading from or writing to CGRAM.
SH: shift of entire display
When DDRAM read (CGRAM read/write) operation or SH="Low", shifting of entire display is not performed. If $\mathrm{SH}=$ "High" and DDRAM write operation, shift of entire display is performed according to I/D value. (I/D="high". shift left, I/D="Low". Shift right).

## 4) Display ON/OFF control

| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | C | B |

Control display/cursor/blink ON/OFF 1 bit register.
D: Display ON/OFF control bit
When D="High", entire display is turned on.
When $D=$ "Low", display is turned off, but display data remains in DDRAM.
C: cursor ON/OFF control bit
When $\mathrm{D=}=$ "High", cursor is turned on.
When $D=$ "Low", cursor is disappeared in current display, but I/D register preserves its data.
B: Cursor blink ON/OFF control bit
When $\mathrm{B}=$ "High", cursor blink is on, which performs alternately between all the "High" data and display characters at the cursor position.
When $B=" L o w "$, blink is off.
5) Cursor or display shift

| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 | S/C | R/L | - | - |

Shifting of right/left cursor position or display without writing or reading of display data.
This instruction is used to correct or search display data.
During 2 -line mode display, cursor moves to the 2nd line after the 40th digit of the 1st line.
Note that display shift is performed simultaneously in all the lines.
When display data is shifted repeatedly, each line is shifted individually.
When display shift is performed, the contents of the address counter are not changed.
Shift patterns according to S/C and R/L bits

| S/C | R/L |  |
| :---: | :---: | :--- |
| 0 | 0 | Shift cursor to the left, AC is decreased by 1 |
| 0 | 1 | Shift cursor to the right, AC is increased by 1 |
| 1 | 0 | Shift all the display to the left, cursor moves according to the display |
| 1 | 1 | Shift all the display to the right, cursor moves according to the display |

## 6) Function set

| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | DL | N | F | - | - |

## DL: Interface data length control bit

When DL="High", it means 8 -bit bus mode with MPU.
When DL="Low", it means 4-bit bus mode with MPU. Hence, DL is a signal to select 8 -bit or 4 -bit bus mode. When 4-but bus mode, it needs to transfer 4-bit data twice.

## N : Display line number control bit

When $N=$ "Low", 1 -line display mode is set.
When $\mathrm{N}=$ "High", 2 -line display mode is set.
F: Display line number control bit
When $F=$ "Low", $5 \times 8$ dots format display mode is set.
When $\mathrm{F}=$ "High", $5 \times 11$ dots format display mode.

## 7) Set CGRAM address

| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | AC5 | AC4 | AC3 | AC2 | AC1 | AC0 |

Set CGRAM address to AC.
The instruction makes CGRAM data available from MPU.

## 8) Set DDRAM address

| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | AC6 | AC5 | AC4 | AC3 | AC2 | AC1 | AC0 |

Set DDRAM address to AC.
This instruction makes DDRAM data available form MPU.
When 1 -line display mode ( $\mathrm{N}=\mathrm{LOW}$ ), DDRAM address is form " 00 H " to " 4 FH ". In 2 -line display mode ( $\mathrm{N}=\mathrm{High}$ ), DDRAM address in the 1 st line form " 00 H " to " 27 H ", and DDRAM address in the 2 nd line is from " 40 H " to " 67 H ".
9) Read busy flag \& address

| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | BF | AC6 | AC5 | AC4 | AC3 | AC2 | AC1 | AC0 |

This instruction shows whether S6A0069 is in internal operation or not.
If the resultant BF is "High", internal operation is in progress and should wait BF is to be LOW, which by then the nest instruction can be performed. In this instruction you can also read the value of the address counter.

## 10) Write data to RAM

| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

Write binary 8 -bit data to DDRAM/CGRAM.
The selection of RAM from DDRAM, and CGRAM, is set by the previous address set instruction (DDRAM address set, CGRAM address set).
RAM set instruction can also determine the AC direction to RAM.
After write operation. The address is automatically increased/decreased by 1 , according to the entry mode.

## 11) Read data from RAM

| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

Read binary 8-bit data from DDRAM/CGRAM.
The selection of RAM is set by the previous address set instruction. If the address set instruction of RAM is not performed before this instruction, the data that has been read first is invalid, as the direction of AC is not yet determined. If RAM data is read several times without RAM address instructions set before, read operation, the correct RAM data can be obtained from the second. But the first data would be incorrect, as there is no time margin to transfer RAM data.

In case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM address set instruction, it also transfers RAM data to output data register.

After read operation, address counter is automatically increased/decreased by 1 according to the entry mode.

After CGRAM read operation, display shift may not be executed correctly.
NOTE: In case of RAM write operation, AC is increased/decreased by 1 as in read operation.
At this time, AC indicates next address position, but only the previous data can be read by the read instruction.

## Initializing By Instruction



Standard character pattern


## QUALITY SPECIFICATIONS

## Standard of the product appearance test

Manner of appearance test: The inspection should be performed in using 20W x 2 fluorescent lamps. Distance between LCM and fluorescent lamps should be 100 cm or more. Distance between LCM and inspector eyes should be 25 cm or more.
Viewing direction for inspection is $35^{\circ}$ from vertical against LCM.
Fluorescent


Definition of zone:


A Zone: Active display area (minimum viewing area).
B Zone: Non-active display area (outside viewing area).

## Specification of quality assurance

## AQL inspection standard

Sampling method: GB2828-87, Level II, single sampling Defect classification (Note: * is not including)

| Classify |  | Item | Note | AQL |
| :---: | :---: | :---: | :---: | :---: |
| Major | Display state | Short or open circuit | 1 | 0.65 |
|  |  | LC leakage |  |  |
|  |  | Flickering |  |  |
|  |  | No display |  |  |
|  |  | Wrong viewing direction |  |  |
|  |  | Contrast defect (dim, ghost) | 2 |  |
|  |  | Back-light | 1,8 |  |
|  | Non-display | Flat cable or pin reverse | 10 |  |
|  |  | Wrong or missing component | 11 |  |
| Minor | Display state | Background color deviation | 2 | 1.0 |
|  |  | Black spot and dust | 3 |  |
|  |  | Line defect, Scratch | 4 |  |
|  |  | Rainbow | 5 |  |
|  |  | Chip | 6 |  |
|  |  | Pin hole | 7 |  |
|  | Polarizer | Protruded | 12 |  |
|  |  | Bubble and foreign material | 3 |  |
|  | Soldering | Poor connection | 9 |  |
|  | Wire | Poor connection | 10 |  |
|  | TAB | Position, Bonding strength | 13 |  |

## Note on defect classification



FocusLCDs.com
LCDs MADE SIMPLE®


| No. | Item | Criterion |
| :---: | :---: | :---: |
| 7 | Segment pattern $\mathrm{W}=$ Segment width $\phi=(X+Y) / 2$ | (1) Pin hole $\phi<0.10 \mathrm{~mm}$ is acceptable. <br> Unit: mm |
| 8 | Back-light | (1) The color of backlight should correspond its specification. <br> (2) Not allow flickering |
| 9 | Soldering | (1) Not allow heavy dirty and solder ball on PCB. <br> (The size of dirty refer to point and dust defect) <br> (2) Over $50 \%$ of lead should be soldered on Land. |
| 10 | Wire | (1) Copper wire should not be rusted <br> (2) Not allow crack on copper wire connection. <br> (3) Not allow reversing the position of the flat cable. <br> (4) Not allow exposed copper wire inside the flat cable. |
| 11* | PCB | (1) Not allow screw rust or damage. <br> (2) Not allow missing or wrong putting of component. |


| No | Item | Criterion |
| :---: | :---: | :---: |
| 12 | Protruded <br> W: Terminal Width | Acceptable criteria: $\mathrm{Y} \leq 0.4$ |
| 13 | TAB | 1. Position <br> 2 TAB bonding strength test <br> P (=F/TAB bonding width) $\geqslant 650 \mathrm{gf} / \mathrm{cm}$,(speed rate: $1 \mathrm{~mm} / \mathrm{min}$ ) <br> 5pcs per SOA (shipment) |
| 14 | Total no. of acceptable Defect | A. Zone <br> Maximum 2 minor non-conformities per one unit. <br> Defect distance: each point to be separated over 10 mm <br> B. Zone <br> It is acceptable when it is no trouble for quality and assembly in customer's end product. |

Reliability test condition:

| Item | Condition | Time (hrs) |
| :---: | :---: | :---: |
| Assessment |  |  |
| High temp. Storage | $60^{\circ} \mathrm{C}$ | 48 |
| No abnormalities <br> in functions |  |  |
|  | $50^{\circ} \mathrm{C}$ | 48 |
| Low temp. Storage | $-10^{\circ} \mathrm{C}$ | 48 |
| and appearance |  |  |
| Low temp. Operating | $0^{\circ} \mathrm{C}$ | 48 |
| Humidity | $40^{\circ} \mathrm{C} / 90 \% \mathrm{RH}$ | 48 |
| Temp. Cycle | $0^{\circ} \mathrm{C} \leftarrow 25^{\circ} \mathrm{C} \rightarrow 50^{\circ} \mathrm{C}$ |  |

Recovery time should be 24 hours minimum. Moreover, functions, performance and appearance shall be free from remarkable deterioration within 50,000 hours under ordinary operating and storage conditions room temperature ( $20 \pm 8^{\circ} \mathrm{C}$ ), normal humidity (below $65 \% \mathrm{RH}$ ), and in the area not exposed to direct sun light.

## Precaution for using LCD/LCM

LCD/LCM is assembled and adjusted with a high degree of precision. Do not attempt to make any alteration or modification. The followings should be noted.

## General Precautions:

1. LCD panel is made of glass. Avoid excessive mechanical shock or applying strong pressure onto the surface of display area.
2. The polarizer used on the display surface is easily scratched and damaged. Extreme care should be taken when handling. To clean dust or dirt off the display surface, wipe gently with cotton, or other soft material soaked with sopropyl alcohol, ethyl alcohol or trichlorotriflorothane, do not use water, ketone or aromatics and never scrub hard.
3. Do not tamper in any way with the tabs on the metal frame.
4. Do not make any modification on the PCB without consulting Focus Display Solutions, Inc.
5. When mounting a LCM, make sure that the PCB is not under any stress such as bending or twisting. Elastomer contacts are very delicate and missing pixels could result from slight dislocation of any of the elements.
6. Avoid pressing on the metal bezel, otherwise the elastomer connector could be deformed and lose contact, resulting in missing pixels and also cause rainbow on the display.
7. Be careful not to touch or swallow liquid crystal that might leak from a damaged cell. Any liquid crystal adheres to skin or clothes, wash it off immediately with soap and water.

## STATIC ELECTRICITY PRECAUTIONS:

1. CMOS-LSI is used for the module circuit; therefore operators should be grounded whenever he/she comes into contact with the module.
2. Do not touch any of the conductive parts such as the LSI pads; the copper leads on the PCB and the interface terminals with any parts of the human body.
3. Do not touch the connection terminals of the display with bare hand; it will cause disconnection or defective insulation of terminals.
4. The modules should be kept in anti-static bags or other containers resistant to static for storage.
5. Only properly grounded soldering irons should be used.
6. If an electric screwdriver is used, it should be grounded and shielded to prevent sparks.
7. The normal static prevention measures should be observed for work clothes and working benches.
8. Since dry air is inductive to static, a relative humidity of $50-60 \%$ is recommended.

## SOLDERING PRECAUTIONS:

1. Soldering should be performed only on the I/O terminals.
2. Use soldering irons with proper grounding and no leakage.
3. Soldering temperature: $280^{\circ} \mathrm{C} \pm 10^{\circ} \mathrm{C}$
4. Soldering time: 3 to 4 second.
5. Use eutectic solder with resin flux filling.
6. If flux is used, the LCD surface should be protected to avoid spattering flux.
7. Flux residue should be removed.

## OPERATION PRECAUTIONS:

1. The viewing angle can be adjusted by varying the LCD driving voltage Vo.
2. Since applied DC voltage causes electro-chemical reactions, which deteriorate the display, the applied pulse waveform should be a symmetric waveform such that no DC component remains. Be sure to use the specified operating voltage
3. Driving voltage should be kept within specified range; excess voltage will shorten display life.
4. Response time increases with decrease in temperature.
5. Display color may be affected at temperatures above its operational range.
6. Keep the temperature within the specified range usage and storage. Excessive temperature and humidity could cause polarization degradation, polarizer peel-off or generate bubbles.
7. For long-term storage over $40^{\circ} \mathrm{C}$ is required, the relative humidity should be kept below $60 \%$, and avoid direct sunlight.
