

Ph. 480-503-4295 | NOPP@FocusLCD.com

TFT | CHARACTER | UWVD | FSC | SEGMENT | CUSTOM | REPLACEMENT

TFT Display Module

Part Number E28RA-FW480-N

Overview:

- 2.8-inch TFT (50.50x69.70)
- 240 320
- 3/4SPI & "k8" "@
- 8/9/16/18-bit MCU Interface
- 3/4-wire SPI Interface
- Wide Temperature

- IPS
- Capacitive Touch Panel
- 580 NITS
- TFT IC: ST7789V
- RoHS Compliant
- 262k Colors



Description

This is a color active matrix TFT (Thin Film Transistor) LCD (Liquid Crystal Display) that uses amorphous silicon TFT as a switching device. This model is composed of a transmissive type TFT-LCD Panel, driver circuit, capacitive touch panel and a backlight unit. The resolution of the 2.8" TFT-LCD contains 240(RGB)x320 pixels and can display up to 262k colors.

TFT Features


Display Colors: 262k Interfaces: 8/9/16/18-bit MCU 2/4SPI+16/18-bit RGB 3/4-wire SPI Touch Panel: Capacitive

General Information Items	Specification Main Panel	— Unit	Note
TFT Display area (AA)	43.20(H) x 57.60 (2.8 inch)	mm	-
CTP Viewing Area	43.80(H) x 58.20 (V)	mm	-
Driver Element	TFT active matrix	-	-
Display Colors	65k/262k	colors	-
Number of pixels	240(RGB)x320	dots	-
TFT Pixel arrangement	RGB vertical stripe	-	-
Pixel Pitch	0.18 (H) x 0.18(V)	mm	-
Viewing angle	ALL	o'clock	-
TFT Controller IC	ST7789V	-	-
CTP Driver IC	FT6336G	-	-
Display mode	Normally Black/IPS	-	-
Operating temperature	-20~+70	°C	-
Storage temperature	-30~+80	°C	-

Mechanical Information


	Item		Тур.	Max	Unit	Note
	Horizontal (H)		50.50		mm	-
Module	Vertical (V)		69.70		mm	-
Size	Depth (D)		3.85		mm	-
	Weight				g	

1. Outline Dimensions





2. Block Diagram





Input Terminal Pin Assignment Recommended Connector: FH12S-50S-0.5SH(55) 3.

NO. Symbol Description I/O 1 GND Ground P 2 XR Not connected 3 YD Not connected 4 XL Not connected 5 YU Not connected 6 IOVCC Supply voltage for I/O (1.8-3.3V) P 7 IOVCC Supply voltage (3.3V) P 9 VCI Supply voltage (3.3V) P 10 IMO MPU parallel interface and serial interface selection. If using the RGB interface, 1 - 12 IM2 must set these pins to the serial selection. 1 13 RESET Reset signal of the device. Must be applied to properly initialize the chip. 1 14 CS Chip select input pin. Low enabled. Fix to IOVCC or GND when not used. 1 15 RS[SPI-SCL] command. Also used as the clock for the serial interface. D/CX=1: data, D/CX=0: 1 16 WR(SPI-RS) Write signal for the parallel interface, read at the rising edge. Fix to IOVCC or GND when not used.									
2 XR Not connected - 3 YD Not connected - 4 XL Not connected - 5 YU Not connected - 6 IOVCC Supply voltage for I/O (1.8-3.3V) P 7 IOVCC Supply voltage for I/O (1.8-3.3V) P 9 VCI Supply voltage (3.3V) P 10 IMO MPU parallel interface and serial interface selection. If using the RGB interface, you inst set these pins to the serial selection. 1 11 IM1 MPU parallel interface and serial interface. Fix to IOVCC or GND when not used. 1 14 CS Chip select input pin. Low enabled. Fix to IOVCC or GND when not used. 1 15 RS(SPI-SCL) Data/command selection in the parallel interface. Fix to IOVCC or GND when not used. 1 16 WR(SPI-RS) Write signal for the parallel interface. read at the rising edge. Fix to IOVCC or GND when not used. 1 17 RD Read signal for the RGB interface. Fix to IOVCC or GND when not used. 1 18 VSYNC Frame synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used. 1 20 <th>NO.</th> <th>Symbol</th> <th>Description</th> <th>I/O</th>	NO.	Symbol	Description	I/O					
3 YD Not connected - 4 XL Not connected - 5 YU Not connected - 6 IOVCC Supply voltage for I/O (1.8-3.3V) P 7 IOVCC Supply voltage (3.3V) P 9 VCI Supply voltage (3.3V) P 10 IMM MPU parallel interface and serial interface selection. If using the RGB interface, you must set these pins to the serial selection. 1 11 IM1 must set these pins to the serial selection. 1 12 IM2 must set these pins to the serial selection. 1 14 CS Chip select input pin. Low enabled. Fix to IOVCC or GND when not used. 1 15 RS(SPI-SCL) Data/command selection in the parallel interface. D/CX=1: data, D/CX=0: command. Also used as the clock for the serial interface. Fix to IOVCC or GND when not used. 1 16 WR(SPI-RS) Write signal for the parallel interface, read at the rising edge. Fix to IOVCC or GND when not used. 1 17 RD Read signal for the RGB interface. Fix to IOVCC or GND when not used. 1 19 HSYNC Line synchronizing signal for the RGB interface. Fix to IOVCC or GND when n	1	GND	Ground	Р					
4 XL Not connected - 5 YU Not connected - 6 IOVCC Supply voltage for I/O (1.8-3.3V) P 7 IOVCC Supply voltage for I/O (1.8-3.3V) P 9 VCI Supply voltage (3.3V) P 10 IMO MPU parallel interface and serial interface selection. If using the RGB interface, you I 11 IM1 must set these pins to the serial selection. I I 12 IM2 must set these pins to the serial selection. I I 13 RESET Reset signal of the device. Must be applied to properly initialize the chip. I I 14 CS Chip select input pin. Low enabled. Fix to IOVCC or GND when not used. I I 15 RS(SPI-SCL) Command. Also used as the clock for the serial interface. Fix to IOVCC or GND when not used. I I 16 WR(SPI-RS) Write signal for the parallel interface, read at the rising edge. Fix to IOVCC or GND when not used. I 17 RD Read signal for the RGB interface. Fix to IOVCC or GND when not used. I 18 VSYNC Frame synchronizing signal f	2	XR	Not connected	-					
5 YU Not connected - 6 IOVCC Supply voltage for I/O (1.8-3.3V) P 7 IOVCC Supply voltage (3.3V) P 8 VCI Supply voltage (3.3V) P 10 IMO MPU parallel interface and serial interface selection. If using the RGB interface, you introduced interface selection. I 11 IMI must set these pins to the serial selection. I 12 IM2 Reset signal of the device. Must be applied to properly initialize the chip. I 14 CS Chip select input pin. Low enabled. Fix to IOVCC or GND when not used. I 15 RS(SPI-SCL) Oata/command selection in the parallel interface. D/CX=1: data, D/CX=0: command. Also used as the clock for the serial interface. Fix to IOVCC or GND when not used. I 16 WR(SPI-RS) Write signal for the parallel interface and the register select for the SPI interface. Fix to IOVCC or GND when not used. I 17 RD Read signal for the RGB interface. Fix to IOVCC or GND when not used. I 18 VSYNC Line synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used. I 21 DOTCLK Dot clock signal for the RGB interface. Fix to IOVCC or GND when not used. I 22 SDA Serial input signal. The data is applied at the rising edge of the cloc	3	YD	Not connected	-					
6 IOVCC Supply voltage for I/O (1.8-3.3V) P 7 IOVCC Supply voltage (3.3V) P 8 VCI Supply voltage (3.3V) P 9 VCI Supply voltage (3.3V) P 10 IM0 MPU parallel interface and serial interface selection. If using the RGB interface, you must set these pins to the serial selection. I 11 IM1 must set these pins to the serial selection. I 12 IM2 Chip select input pin. Low enabled. Fix to IOVCC or GND when not used. I 14 CS Chip select input pin. Low enabled. Fix to IOVCC or GND when not used. I 15 RS(SPI-SCL) command. Also used as the clock for the serial interface. Fix to IOVCC or GND when not used. I 16 WR(SPI-RS) Write signal for the parallel interface and the register select for the SPI interface. Fix to IOVCC or GND when not used. I 17 RD Read signal for the parallel interface. Fix to IOVCC or GND when not used. I 19 HSYNC Line synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used. I 21 DOTCLK Dot clock signal for the RGB interface. Fix to IOVCC or GND when not used. I 22 SDA Serial input signal. The data is applied at the rising edge of the clock signal. Fix to IOVCC or GND when not used.	4	XL	Not connected	-					
7 IOVCC Supply voltage for I/O (1.8-3.3V) P 8 VCI Supply voltage (3.3V) P 9 VCI Supply voltage (3.3V) P 10 IMO MPU parallel interface and serial interface selection. If using the RGB interface, you I 11 IM1 must set these pins to the serial selection. I 12 IM2 must set these pins to the serial selection. I 13 RESET Reset signal of the device. Must be applied to properly initialize the chip. I 14 CS Chip select input pin. Low enabled. Fix to IOVCC or GND when not used. I 15 RS(SPI-SC) command. Also used as the clock for the serial interface. Fix to IOVCC or GND I 16 WR(SPI-RS) Write signal for the parallel interface and the register select for the SPI interface. I 17 RD Read signal for the RGB interface. Fix to IOVCC or GND when not used. I 19 HSVNC Line synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used. I 21 DOTCLK Dot clock signal for the RGB interface. Fix to IOVCC or GND when not used. I 22 SDA Serial input signal	5	YU	Not connected	-					
8 VCI Supply voltage (3.3V) P 9 VCI Supply voltage (3.3V) P 10 IIMO MPU parallel interface and serial interface selection. If using the RGB interface, you must set these pins to the serial selection. I 11 IIM1 must set these pins to the serial selection. I 12 IM2 Reset signal of the device. Must be applied to properly initialize the chip. I 13 RESET Reset signal of the device. Must be applied to properly initialize the chip. I 14 CS Chip select input pin. Low enabled. Fix to IOVCC or GND when not used. I 15 RS(SPI-SCI) Data/command selection in the parallel interface. D/CX=1: data, D/CX=0: command. Also used as the clock for the serial interface. Fix to IOVCC or GND I 16 WR(SPI-RS) Write signal for the parallel interface, read at the rising edge. Fix to IOVCC or GND when not used. I 17 RD Frame synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used. I 19 HSYNC Line synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used. I 20 ENABLE Data enable signal for the RGB interface	6	IOVCC	Supply voltage for I/O (1.8-3.3V)	Р					
9 VCI Supply voltage (3.3V) P 10 IM0 MPU parallel interface and serial interface selection. If using the RGB interface, you must set these pins to the serial selection. 1 11 IM1 must set these pins to the serial selection. 1 12 IM2 Reset signal of the device. Must be applied to properly initialize the chip. 1 13 RESET Reset signal of the device. Must be applied to properly initialize the chip. 1 14 CS Chip select input pin. Low enabled. Fix to IOVCC or GND when not used. 1 15 RS(SPI-SCL) Data/command selection in the parallel interface. D/CX=1: data, D/CX=0: command. Also used as the clock for the serial interface. Fix to IOVCC or GND when not used. 1 16 WR(SPI-RS) Write signal for the parallel interface and the register select for the SPI interface. Fix to IOVCC or GND when not used. 1 17 RD Read signal for the parallel interface. Fix to IOVCC or GND when not used. 1 19 HSYNC Line synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used. 1 20 ENABLE Data enable signal for the RGB interface. Fix to IOVCC or GND when not used. 1 21 DOTCLK Dot clock signal for the RGB interface. F	7	IOVCC	Supply voltage for I/O (1.8-3.3V)	Р					
10 IM0 INTU parallel interface and serial interface selection. If using the RGB interface, you must set these pins to the serial selection. 1 12 IM2 INTU 13 RESET Reset signal of the device. Must be applied to properly initialize the chip. 1 14 CS Chip select input pin. Low enabled. Fix to IOVCC or GND when not used. 1 15 RS(SPI-SCI) Data/command selection in the parallel interface. D/(X+1: data, D/CX=0: command. Also used as the clock for the serial interface. Fix to IOVCC or GND 1 16 WR(SPI-RS) Write signal for the parallel interface and the register select for the SPI interface. Fix to IOVCC or GND when not used. 1 17 RD Read signal for the parallel interface, read at the rising edge. Fix to IOVCC or GND when not used. 1 18 VSYNC Frame synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used. 1 20 ENABLE Data enable signal for the RGB interface. Fix to IOVCC or GND when not used. 1 21 DOTCLK Dot clock signal for the RGB interface. Fix to IOVCC or GND when not used. 1 22 SDA Serial input signal. The data is applied at the rising edge of the clock signal. Fix to IOVCC or GND when not used. 1 23 DB	8	VCI	Supply voltage (3.3V)	Р					
11 IM1 MPU parallel interface and serial interface selection. It using the RGB interface, you I 12 IM2 must set these pins to the serial selection. I 13 RESET Reset signal of the device. Must be applied to properly initialize the chip. I 14 CS Chip select input pin. Low enabled. Fix to IOVCC or GND when not used. I 15 RS(SPI-SCL) Data/command selection in the parallel interface. D/CX=1: data, D/CX=0: command. Also used as the clock for the serial interface. Fix to IOVCC or GND I 16 WR(SPI-RS) Write signal for the parallel interface, read at the register select for the SPI interface. I 17 RD Read signal for the parallel interface, read at the rising edge. Fix to IOVCC or GND when not used. I 18 VSYNC Frame synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used. I 20 ENABLE Data enable signal for the RGB interface. Fix to IOVCC or GND when not used. I 21 DOTCLK Dot clock signal for the RGB interface. Fix to IOVCC or GND when not used. I 22 SDA Serial input signal. The data is applied at the rising edge of the clock signal. Fix to IOVCC or GND when not used. I 23-40 DB0-DB17	9	VCI	Supply voltage (3.3V)	Р					
11 INIT must set these pins to the serial selection. I 12 IM2 IM2 I 13 RESET Reset signal of the device. Must be applied to properly initialize the chip. I 14 CS Chip select input pin. Low enabled. Fix to IOVCC or GND when not used. I 15 RS(SPI-SCL) Data/command selection in the parallel interface. D/CX=1: data, D/CX=0: I 16 WR(SPI-RS) Write signal for the parallel interface and the register select for the SPI interface. I 17 RD Read signal for the parallel interface, read at the rising edge. Fix to IOVCC or GND when not used. I 18 VSYNC Frame synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used. I 19 HSYNC Line synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used. I 20 ENABLE Data enable signal for the RGB interface. Fix to IOVCC or GND when not used. I 21 DOTCLK Dot clock signal for the RGB interface. Fix to IOVCC or GND when not used. I 22 SDA Serial input signal. The data is applied at the rising edge of the clock signal. Fix to IOVCC or GND when not used. I 23-40 DBO-DB17	10	IM0	MDU parallel interface and carial interface calection. If using the DCD interface, you	I					
12 IM2 I 13 RESET Reset signal of the device. Must be applied to properly initialize the chip. I 14 CS Chip select input pin. Low enabled. Fix to IOVCC or GND when not used. I 15 RS(SPI-SCL) Data/command selection in the parallel interface. D/CX=1: data, D/CX=0: command. Also used as the clock for the serial interface. Fix to IOVCC or GND I 16 WR(SPI-RS) Write signal for the parallel interface and the register select for the SPI interface. Fix to IOVCC or GND when not used. I 17 RD Read signal for the parallel interface, read at the rising edge. Fix to IOVCC or GND when not used. 0 18 VSYNC Frame synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used. I 20 ENABLE Data enable signal for the RGB interface. Fix to IOVCC or GND when not used. I 21 DOTCLK Dot clock signal for the RGB interface. Fix to IOVCC or GND when not used. I 22 SDA Serial input signal. The data is applied at the rising edge of the clock signal. Fix to IOVCC or GND when not used. I/O 41 SDO Serial ata output pin. Output data on the falling edge of the SCLK signal. Leave open if not used. O 22 SDA Ground P	11	IM1		1					
14 CS Chip select input pin. Low enabled. Fix to IOVCC or GND when not used. I 15 RS(SPI-SCL) Data/command selection in the parallel interface. D/CX=1: data, D/CX=0: I 15 RS(SPI-SCL) command. Also used as the clock for the serial interface. Fix to IOVCC or GND I 16 WR(SPI-RS) Write signal for the parallel interface and the register select for the SPI interface. I 17 RD Read signal for the parallel interface, read at the rising edge. Fix to IOVCC or GND when not used. O 18 VSYNC Frame synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used. I 19 HSYNC Line synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used. I 20 ENABLE Dat a enable signal for the RGB interface. Fix to IOVCC or GND when not used. I 21 DOTCLK Dot clock signal for the RGB interface. Fix to IOVCC or GND when not used. I 22 SDA Serial input signal. The data is applied at the rising edge of the clock signal. Fix to IOVCC or GND when not used. I/O 23-40 DB0-DB17 18-bit parallel data bus pins. Fix to IOVCC or GND when not used. I/O 41 SDO Serial data output pin. Output data on the falling edge	12	IM2	must set these phis to the serial selection.	1					
15 RS(SPI-SCL) Data/command selection in the parallel interface. D/CX=1: data, D/CX=0: command. Also used as the clock for the serial interface. Fix to IOVCC or GND I 16 WR(SPI-RS) Write signal for the parallel interface and the register select for the SPI interface. Fix to IOVCC or GND when not used. I 17 RD Read signal for the parallel interface, read at the rising edge. Fix to IOVCC or GND when not used. O 18 VSYNC Frame synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used. I 19 HSYNC Line synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used. I 20 ENABLE Data enable signal for the RGB interface. Fix to IOVCC or GND when not used. I 21 DOTCLK Dot clock signal for the RGB interface. Fix to IOVCC or GND when not used. I 22 SDA Serial input signal. The data is applied at the rising edge of the clock signal. Fix to IOVCC or GND when not used. I/O 23-40 DB0-DB17 18-bit parallel data bus pins. Fix to IOVCC or GND when not used. I/O 41 SDO Serial data output pin. Output data on the falling edge of the SCLK signal. Leave open if not used. O 42 GND Ground P P P P <td>13</td> <td>RESET</td> <td>Reset signal of the device. Must be applied to properly initialize the chip.</td> <td>I</td>	13	RESET	Reset signal of the device. Must be applied to properly initialize the chip.	I					
15RS(SPI-SCL)command. Also used as the clock for the serial interface. Fix to IOVCC or GND when not used.I16WR(SPI-RS)Write signal for the parallel interface and the register select for the SPI interface. Fix to IOVCC or GND when not used.I17RDRead signal for the parallel interface, read at the rising edge. Fix to IOVCC or GND when not used.O18VSYNCFrame synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used.I19HSYNCLine synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used.I20ENABLEData enable signal for the RGB interface. Fix to IOVCC or GND when not used.I21DOTCLKDot clock signal for the RGB interface. Fix to IOVCC or GND when not used.I22SDASerial input signal. The data is applied at the rising edge of the clock signal. Fix to IOVCC or GND when not used.I/O23-40DB0-DB1718-bit parallel data bus pins. Fix to IOVCC or GND when not used.I/O41SDOSerial data output pin. Output data on the falling edge of the SCLK signal. Leave open if not used.O43LEDAAnode pin of the backlightP44LEDK1Cathode pin of the backlightP45LEDK2Cathode pin of the backlightP46LEDK3Cathode pin of the backlightP49LEDK6Cathode pin of the backlightP49LEDK6Cathode pin of the backlightP50GNDGroundP <td>14</td> <td>CS</td> <td>Chip select input pin. Low enabled. Fix to IOVCC or GND when not used.</td> <td>I</td>	14	CS	Chip select input pin. Low enabled. Fix to IOVCC or GND when not used.	I					
Image: section of the section of th			Data/command selection in the parallel interface. D/CX=1: data, D/CX=0:						
16WR(SPI-RS)Write signal for the parallel interface and the register select for the SPI interface. Fix to IOVCC or GND when not used.117RDRead signal for the parallel interface, read at the rising edge. Fix to IOVCC or GND when not used.018VSYNCFrame synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used.119HSYNCLine synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used.120ENABLEData enable signal for the RGB interface. Fix to IOVCC or GND when not used.121DOTCLKDot clock signal for the RGB interface. Fix to IOVCC or GND when not used.122SDASerial input signal. The data is applied at the rising edge of the clock signal. Fix to IOVCC or GND when not used.1/O23-40DBO-DB1718-bit parallel data bus pins. Fix to IOVCC or GND when not used.1/O41SDOSerial data output pin. Output data on the falling edge of the SCLK signal. Leave open if not used.042GNDGroundP43LEDAAnode pin of the backlightP44LEDK1Cathode pin of the backlightP45LEDK2Cathode pin of the backlightP48LEDK5Cathode pin of the backlightP49LEDK6Cathode pin of the backlightP49LEDK6Cathode pin of the backlightP50GNDGroundP	15	RS(SPI-SCL)	command. Also used as the clock for the serial interface. Fix to IOVCC or GND	1					
16WR(SPI-RS)Fix to IOVCC or GND when not used.117RDRead signal for the parallel interface, read at the rising edge. Fix to IOVCC or GND when not used.018VSYNCFrame synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used.119HSYNCLine synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used.120ENABLEData enable signal for the RGB interface. Fix to IOVCC or GND when not used.121DOTCLKDot clock signal for the RGB interface. Fix to IOVCC or GND when not used.122SDASerial input signal. The data is applied at the rising edge of the clock signal. Fix to IOVCC or GND when not used.1/023-40DB0-DB1718-bit parallel data bus pins. Fix to IOVCC or GND when not used.1/041SDOSerial data output pin. Output data on the falling edge of the SCLK signal. Leave open if not used.042GNDGroundP43LEDAAnode pin of the backlightP44LEDK1Cathode pin of the backlightP45LEDK2Cathode pin of the backlightP46LEDK3Cathode pin of the backlightP49LEDK6Cathode pin of the backlightP49LEDK6Cathode pin of the backlightP50GNDGroundP			when not used.						
17RDRead signal for the parallel interface, read at the rising edge. Fix to IOVCC or GND when not used.018VSYNCFrame synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used.119HSYNCLine synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used.120ENABLEData enable signal for the RGB interface. Fix to IOVCC or GND when not used.121DOTCLKDot clock signal for the RGB interface. Fix to IOVCC or GND when not used.122SDASerial input signal. The data is applied at the rising edge of the clock signal. Fix to IOVCC or GND when not used.1/023-40DB0-DB1718-bit parallel data bus pins. Fix to IOVCC or GND when not used.1/041SDOSerial data output pin. Output data on the falling edge of the SCLK signal. Leave open if not used.042GNDGroundP43LEDAAnode pin of the backlightP44LEDK1Cathode pin of the backlightP45LEDK2Cathode pin of the backlightP46LEDK3Cathode pin of the backlightP48LEDK5Cathode pin of the backlightP49LEDK6Cathode pin of the backlightP50GNDGroundP	16	Write signal for the parallel interface and the register select for the SPI interface							
17RDwhen not used.018VSYNCFrame synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used.119HSYNCLine synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used.120ENABLEData enable signal for the RGB interface. Fix to IOVCC or GND when not used.121DOTCLKDot clock signal for the RGB interface. Fix to IOVCC or GND when not used.122SDASerial input signal. The data is applied at the rising edge of the clock signal. Fix to IOVCC or GND when not used.1/O23-40DB0-DB1718-bit parallel data bus pins. Fix to IOVCC or GND when not used.1/O41SDOSerial data output pin. Output data on the falling edge of the SCLK signal. Leave open if not used.042GNDGroundP43LEDAAnode pin of the backlightP44LEDK1Cathode pin of the backlightP45LEDK2Cathode pin of the backlightP46LEDK3Cathode pin of the backlightP48LEDK5Cathode pin of the backlightP49LEDK6Cathode pin of the backlightP49LEDK6Cathode pin of the backlightP50GNDGroundP	10	WR(3FI-R3)	Fix to IOVCC or GND when not used.	1					
18VSYNCFrame synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used.119HSYNCLine synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used.120ENABLEData enable signal for the RGB interface. Fix to IOVCC or GND when not used.121DOTCLKDot clock signal for the RGB interface. Fix to IOVCC or GND when not used.122SDASerial input signal. The data is applied at the rising edge of the clock signal. Fix to IOVCC or GND when not used.1/O23-40DB0-DB1718-bit parallel data bus pins. Fix to IOVCC or GND when not used.1/O41SDOSerial data output pin. Output data on the falling edge of the SCLK signal. Leave open if not used.O42GNDGroundP43LEDAAnode pin of the backlightP44LEDK1Cathode pin of the backlightP45LEDK2Cathode pin of the backlightP48LEDK5Cathode pin of the backlightP49LEDK6Cathode pin of the backlightP50GNDGroundP	17	חפ	Read signal for the parallel interface, read at the rising edge. Fix to IOVCC or GND	0					
18VSYNCused.119HSYNCLine synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used.120ENABLEData enable signal for the RGB interface. Fix to IOVCC or GND when not used.121DOTCLKDot clock signal for the RGB interface. Fix to IOVCC or GND when not used.122SDASerial input signal. The data is applied at the rising edge of the clock signal. Fix to IOVCC or GND when not used.1/O23-40DB0-DB1718-bit parallel data bus pins. Fix to IOVCC or GND when not used.1/O41SDOSerial data output pin. Output data on the falling edge of the SCLK signal. Leave open if not used.042GNDGroundP43LEDAAnode pin of the backlightP44LEDK1Cathode pin of the backlightP45LEDK2Cathode pin of the backlightP48LEDK5Cathode pin of the backlightP49LEDK6Cathode pin of the backlightP50GNDGroundP	17	ND	when not used.	0					
19HSYNCLine synchronizing signal for the RGB interface. Fix to IOVCC or GND when not used.120ENABLEData enable signal for the RGB interface. Fix to IOVCC or GND when not used.121DOTCLKDot clock signal for the RGB interface. Fix to IOVCC or GND when not used.122SDASerial input signal. The data is applied at the rising edge of the clock signal. Fix to IOVCC or GND when not used.1/O23-40DB0-DB1718-bit parallel data bus pins. Fix to IOVCC or GND when not used.1/O41SDOSerial data output pin. Output data on the falling edge of the SCLK signal. Leave open if not used.O42GNDGroundP44LEDAAnode pin of the backlightP45LEDK2Cathode pin of the backlightP46LEDK3Cathode pin of the backlightP48LEDK5Cathode pin of the backlightP49LEDK6Cathode pin of the backlightP50GNDGroundP	18	VSVNC	Frame synchronizing signal for the RGB interface. Fix to IOVCC or GND when not	1					
19HSYNCused.120ENABLEData enable signal for the RGB interface. Fix to IOVCC or GND when not used.121DOTCLKDot clock signal for the RGB interface. Fix to IOVCC or GND when not used.122SDASerial input signal. The data is applied at the rising edge of the clock signal. Fix to IOVCC or GND when not used.1/O23-40DB0-DB1718-bit parallel data bus pins. Fix to IOVCC or GND when not used.1/O41SDOSerial data output pin. Output data on the falling edge of the SCLK signal. Leave open if not used.O42GNDGroundP43LEDAAnode pin of the backlightP44LEDK1Cathode pin of the backlightP45LEDK2Cathode pin of the backlightP46LEDK3Cathode pin of the backlightP47LEDK4Cathode pin of the backlightP49LEDK6Cathode pin of the backlightP50GNDGroundP	10	VSTINE		'					
20ENABLEData enable signal for the RGB interface. Fix to IOVCC or GND when not used.I21DOTCLKDot clock signal for the RGB interface. Fix to IOVCC or GND when not used.I22SDASerial input signal. The data is applied at the rising edge of the clock signal. Fix to IOVCC or GND when not used.I/O23-40DB0-DB1718-bit parallel data bus pins. Fix to IOVCC or GND when not used.I/O41SDOSerial data output pin. Output data on the falling edge of the SCLK signal. Leave open if not used.O42GNDGroundP43LEDAAnode pin of the backlightP44LEDK1Cathode pin of the backlightP45LEDK2Cathode pin of the backlightP46LEDK3Cathode pin of the backlightP48LEDK5Cathode pin of the backlightP49LEDK6Cathode pin of the backlightP50GNDGroundP	19	HSYNC	Line synchronizing signal for the RGB interface. Fix to IOVCC or GND when not	1					
21DOTCLKDot clock signal for the RGB interface. Fix to IOVCC or GND when not used.I22SDASerial input signal. The data is applied at the rising edge of the clock signal. Fix to IOVCC or GND when not used.I/O23-40DB0-DB1718-bit parallel data bus pins. Fix to IOVCC or GND when not used.I/O41SDOSerial data output pin. Output data on the falling edge of the SCLK signal. Leave open if not used.O42GNDGroundP43LEDAAnode pin of the backlightP44LEDK1Cathode pin of the backlightP45LEDK2Cathode pin of the backlightP47LEDK3Cathode pin of the backlightP48LEDK5Cathode pin of the backlightP49LEDK6Cathode pin of the backlightP50GNDGroundP				'					
22SDASerial input signal. The data is applied at the rising edge of the clock signal. Fix to IOVCC or GND when not used.I/O23-40DB0-DB1718-bit parallel data bus pins. Fix to IOVCC or GND when not used.I/O41SDOSerial data output pin. Output data on the falling edge of the SCLK signal. Leave open if not used.O42GNDGroundP43LEDAAnode pin of the backlightP44LEDK1Cathode pin of the backlightP45LEDK2Cathode pin of the backlightP46LEDK3Cathode pin of the backlightP47LEDK4Cathode pin of the backlightP48LEDK5Cathode pin of the backlightP49LEDK6Cathode pin of the backlightP50GNDGroundP	20			Ι					
22SDAIOVCC or GND when not used.I/O23-40DB0-DB1718-bit parallel data bus pins. Fix to IOVCC or GND when not used.I/O41SDOSerial data output pin. Output data on the falling edge of the SCLK signal. Leave open if not used.O42GNDGroundP43LEDAAnode pin of the backlightP44LEDK1Cathode pin of the backlightP45LEDK2Cathode pin of the backlightP46LEDK3Cathode pin of the backlightP47LEDK4Cathode pin of the backlightP49LEDK6Cathode pin of the backlightP50GNDGroundP	21	DOTCLK		Ι					
23-40DB0-DB1718-bit parallel data bus pins. Fix to IOVCC or GND when not used.I/O41SDOSerial data output pin. Output data on the falling edge of the SCLK signal. Leave open if not used.O42GNDGroundP43LEDAAnode pin of the backlightP44LEDK1Cathode pin of the backlightP45LEDK2Cathode pin of the backlightP46LEDK3Cathode pin of the backlightP47LEDK4Cathode pin of the backlightP48LEDK5Cathode pin of the backlightP50GNDGroundP	22	SDA		1/0					
41SDOSerial data output pin. Output data on the falling edge of the SCLK signal. Leave open if not used.O42GNDGroundP43LEDAAnode pin of the backlightP44LEDK1Cathode pin of the backlightP45LEDK2Cathode pin of the backlightP46LEDK3Cathode pin of the backlightP47LEDK4Cathode pin of the backlightP48LEDK5Cathode pin of the backlightP49LEDK6Cathode pin of the backlightP									
41SDOopen if not used.O42GNDGroundP43LEDAAnode pin of the backlightP44LEDK1Cathode pin of the backlightP45LEDK2Cathode pin of the backlightP46LEDK3Cathode pin of the backlightP47LEDK4Cathode pin of the backlightP48LEDK5Cathode pin of the backlightP50GNDGroundP	23-40	DB0-DB17		I/O					
42GNDGroundP43LEDAAnode pin of the backlightP44LEDK1Cathode pin of the backlightP45LEDK2Cathode pin of the backlightP46LEDK3Cathode pin of the backlightP47LEDK4Cathode pin of the backlightP48LEDK5Cathode pin of the backlightP50GNDGroundP	41	SDO		0					
43LEDAAnode pin of the backlightP44LEDK1Cathode pin of the backlightP45LEDK2Cathode pin of the backlightP46LEDK3Cathode pin of the backlightP47LEDK4Cathode pin of the backlightP48LEDK5Cathode pin of the backlightP49LEDK6Cathode pin of the backlightP			•						
44LEDK1Cathode pin of the backlightP45LEDK2Cathode pin of the backlightP46LEDK3Cathode pin of the backlightP47LEDK4Cathode pin of the backlightP48LEDK5Cathode pin of the backlightP49LEDK6Cathode pin of the backlightP50GNDGroundP									
45LEDK2Cathode pin of the backlightP46LEDK3Cathode pin of the backlightP47LEDK4Cathode pin of the backlightP48LEDK5Cathode pin of the backlightP49LEDK6Cathode pin of the backlightP50GNDGroundP		LEDA	· · · · · ·						
46LEDK3Cathode pin of the backlightP47LEDK4Cathode pin of the backlightP48LEDK5Cathode pin of the backlightP49LEDK6Cathode pin of the backlightP50GNDGroundP									
47LEDK4Cathode pin of the backlightP48LEDK5Cathode pin of the backlightP49LEDK6Cathode pin of the backlightP50GNDGroundP									
48LEDK5Cathode pin of the backlightP49LEDK6Cathode pin of the backlightP50GNDGroundP				-					
49LEDK6Cathode pin of the backlightP50GNDGroundP				-					
50 GND Ground P				Р					
			· •						
	50	GND	Ground	Р					

I: Input, O: Output, P: Power



4. LCD Optical Characteristics


4.1 Optical Specifications

ltem		Symbol	Condition	Min	Тур.	Max	Unit	Note
Color Gamut		S%			70		%	(3)
Contrast R	atio	CR		350	500		%	(2)
Response Time	Rising	TR+TF			35	45	ms	(4)
	Falling							()
	White	Wx	θ=0	0.271	0.311	0.351	-	
	White	Wy	Normal viewing	0.298	0.338	0.378	_	
	Red	R _x	-	0.608	0.628	0.648		
Color Filter	Reu	R _Y	angle	0.323	0.343	0.363		(3) (2) (4) (5)(6) (1)(6)
Chromaticity	Croon	G _X		0.308	0.328	0.348		(5)(6)
	Green	Gy		0.603	0.623	0.643		
	Dhuo	B _X		0.127	0.147	0.167		
	Blue	B _Y		0.048	0.068	0.088		
		ΘL		70	80			
Viewing Angle	Hor.	ΘR	CR≥10	70	80		dogroos	(1)(6)
Viewing Angle		ΘΤ		70	80		degrees	(1)(0)
Ver.		ΘΒ		70	80			
Option View Direction				ALL				(1)



Optical Specification Reference Notes:

(1) Definition of Viewing Angle: The viewing angle is the angle at which the contrast ratio is greater than 10. The viewing angles are determined for the horizontal or 3,9 o'clock direction and the vertical or 6,12 o'clock direction with respect to the optical axis which is normal to the LCD surface.



(2) Definition of Contrast Ratio (Cr): measured at the center point of panel. The contrast ratio (Cr) measured on a module, is the ratio between the luminance (Lw) in a full white area (R=G=B=1) and the luminance (Ld) in a dark area (R=G=B=0).

$$Cr = \frac{Lw}{Ld}$$


(3) Definition of transmittance (T%): The transmittance of the panel including the polarizers is measured with electrical driving. The equation for transmittance Tr is:

$$Tr = \frac{It}{Io} \times 100\%$$

Io = the brightness of the light source.


It = the brightness after panel transmission

(4) Definition of Response Time (Tr, Tf): The rise time 'Tr' is defined as the time for luminance to change from 90% to 10% as a result of a change of the electrical condition. The fall time 'Tf' is defined as the time for luminance to change from 10% to 90% as a result of a change of the electrical condition.






(5) Definition of Color Gamut:
Measuring machine CFT-01. NTSC's Primaries:
R(x,y,Y),G(x,y,Y), B(x,y,Y). FPM520 of Westar Display
Technologies, INC., which utilized SR-3 for Chromaticity and
BM-5A for other optical characteristics. The color
chromaticity shall be calculated from the spectral data
measured with all pixels first in red, green, blue and white.
Measurements shall be made at the center of the panel.



(6) Definition of Optical Measurement Setup:

The LCD module should be stabilized at a given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 20 minutes.





5. TFT Electrical Characteristics

5.1 Absolute Maximum Rating (Ta=25 °C, VSS=0V)

Characteristics	Symbol	Min	Max	Unit
Digital Supply Voltage	VCC	-0.3	4.6	V
Logic Supply Voltage	IOVCC	-0.3	4.6	V
Operating Temperature	ТОР	-20	+70	°C
Storage Temperature	TST	-30	+80	°C

NOTE: If the absolute maximum rating of the above parameters is exceeded, even momentarily, the quality of the product may be degraded. Absolute maximum ratings specify the values which the product may be physically damaged if exceeded. Be sure to use the product within the range of the absolute maximum ratings.

5.2 DC Electrical Characteristics

Characteristics	Symbol	Min	Тур.	Max	Unit	Note
Digital Supply Voltage	VDD	2.4	3.3	4.2	V	
Logic Supply Voltage	VDDIO	1.65	3.3	4.2	V	
Normal Mode Current Consumption	IDD		8		mA	
Level Input Voltage	VIH	0.7VDDIO		VDDIO	V	
Level input voltage	VIL	GND		0.3VDDIO	V	
Level Output Voltage	VOH	0.8VDDIO		VDDIO	V	
	VOL	GND		0.2VDDIO	V	




5.3 LED Backlight Characteristics

ltem	Symbol	Min	Тур.	Max	Unit	Note
Forward Current	IF	90	120		mA	
Forward Voltage	VF		3.2		V	
LCM Luminance	LV		480		cd/m2	Note 3
LED lifetime	Hr		50000		hour	Note1 & 2
Uniformity	AVg	80			%	Note 3

The back-light system is edge-lighting type with 4 white LEDs.


Note 1: LED lifetime (Hr) can be defined as the time in which it continues to operate under the condition: Ta=25±3 °C, typical IL value indicated in the above table until the brightness becomes less than 50%.

Note 2: The "LED lifetime" is defined as the module brightness decrease to 50% original brightness at Ta=25°C and IL=120mA. The LED lifetime could be decreased if operating IL is larger than 120mA. The constant current driving method is suggested.



Backlight LED Circuit

Note 3: Luminance Uniformity of these 9 points is defined as below:



Luminance = <u>(Total Luminance of 9 points)</u> 9

Uniformity =<u>minimum luminance in 9 points(1-9)</u> maximum luminance in 9 points(1-9)



6. AC Characteristic

6.1 Parallel RGB Interface Characteristics





Figure 6.1: Parallel RGB Interface Timing Diagram

Signal	Symbol	Parameter	Min	Max	Unit	Description
HSYNC, VSYNC	T _{SYNCS}	VSYNC, HSYNC Setup Time	30	-	ns	
	T_{ENS}	Enable Setup Time	25	-	ns	
ENABLE	T_{ENH}	Enable Hold Time	25	-	ns	
	PWDH	DOTCLK High-level Pulse Width	60	-	ns	
	PWDL	DOTCLK Low-level Pulse Width	60	-	ns	
DOTCLK	T _{CYCD}	DOTCLK Cycle Time	120	-	ns	
	T _{RGHR} , T _{RGHF}	DOTCLK Rise/Fall Time	-	20	ns	
	T _{PDS}	PD Data Setup Time	50	-	ns	
DB	T _{PDH}	PD Data Hold Time	50	-	ns	

Table 6.1: Parallel RGB Interface Timing Characteristics






6.2 8080 Series MCU Parallel Interface Characteristics: 18/16/9/8-bit Bus

Figure 6.2: Parallel Interface Timing Characteristics (8080-Series MCU Interface)

Signal	Symbol	Parameter	Min	Max	Unit	Description
D/CX	T _{AST}	Address setup time	0	-	ns	
	T _{AHT}	Address hold time (Write/Read)	10	-	ns	-
CSX	T_{CHW}	Chip select "H" pulse width	0	-	ns	
	T _{CS}	Chip select setup time (Write)	15	-	ns	
	T _{RCS}	Chip select setup time (Read ID)	45	-	ns	
	T _{RCSFM}	Chip select setup time (Read FM)	355	-	ns	
	T_{CSF}	Chip select wait time (Write/Read)	10	-	ns	
	T _{CSH}	Chip select hold time	10	-	ns	
WRX	T _{WC}	Write cycle	66	-	ns	
	T _{WRH}	Control pulse "H" duration	15	-	ns	
	T _{WRL}	Control pulse "L" duration	15		ns	
RDX (ID)	T _{RC}	Read cycle (ID)	160	-	ns	
	T _{RDH}	Control pulse "H" duration (ID)	90	-	ns	
	T _{RDL}	Control pulse "L" duration	45	-	ns	
RDX (FM)	T _{RCFM}	Read cycle (FM)	450	-	ns	
	T _{RDHFM}	Control pulse "H" duration (FM)	90	-	ns	-
	T _{RDLFM}	Control pulse "L" duration (FM)	355	-	ns	
D[17:0]	T _{DST}	Write data setup time	10	-	ns	
D[15:0],	T _{DHT}	Write data hold time	10	-	ns	For max CL=30pF
D[8:0],	T _{RAT}	Read access time (ID)	-	40	ns	
D[7:0]	T _{RATFM}	Read access time (FM)	-	340	ns	For min CL=8pF
	T _{ROD}	Output disable time	20	80	ns	

Table 6.2: 8080 Series MCU Parallel Timing Characteristics





6.3 Display Serial Interface Characteristics (3-line SPI system)

Figure 6.3: Serial Interface 3-SPI Timing Diagram


Signal	Symbol	Parameter	Min	Max	Unit	Description
	T _{CSS}	Chip select setup time (write)	15		ns	
	T _{CSH}	Chip select hold time (write)	15		ns	
CSX	T _{CSS}	Chip select setup time (read)	60		ns	
	T _{SCC}	Chip select hold time (read)	65		ns	
	T _{CHW}	Chip select "H" pulse width	40		ns	
	T _{SCYCW}	Serial clock cycle (write)	66		ns	
	T _{SHW}	SCL "H" pulse width (write)	15		ns	
SCL	T _{SLW}	SCL "L" width (write)	15		ns	
SCL	T _{SCYCR}	Serial clock cycle (read)	150		ns	
	T _{SHR}	SCL "H" pulse width (read)	60		ns	
	T _{SLR}	SCL "L" pulse width (read)	60		ns	
SDA (DIN)	T _{SDS}	Data setup time	10		2	
SDA (DIN)	T _{SDH}	Data hold time	10		ns	
	T _{ACC}	Access time	10	50		For max
DOUT	Т _{он}	Output disable time	15	50	ns	CL=30pF For min CL=8pF

VDDI = 1.64 to 3.3V, VDD = 2.4 to 3.3V, AGND=DGND=0V, Ta=-30 to 70 C^o

Table 6.4: 3-line Serial Interface Timing Characteristics

Note: The rising time and falling time (Tr, Tf) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for Input signals





6.4 Display Serial Interface Characteristics (4-line SPI serial)

Figure 6.4: Serial Interface 4-SPI Timing Diagram

Signal	Symbol	Parameter	Min	Max	Unit	Description
	T _{CSS}	Chip select setup time (write)	15		ns	
	T _{CSH}	Chip select hold time (write)	15		ns	
CSX	T _{CSS}	Chip select setup time (read)	60		ns	
	T _{SCC}	Chip select hold time (read)	65		ns	
	T _{CHW}	Chip select "H" pulse width	40		ns	
	T _{SCYCW}	Serial clock cycle (write)	66		ns	write command Q
	T _{SHW}	SCL "H" pulse width (write)	15		ns	write command & data ram
SCI.	T _{SLW}	SCL "L" width (write)	15		ns	uala faili
SCL	T _{SCYCR}	Serial clock cycle (read)	150		ns	read command &
	T _{SHR}	SCL "H" pulse width (read)	60		ns	data ram
	T _{SLR}	SCL "L" pulse width (read)	60		ns	uala faili
	T _{DCS}	D/CX setup time	10		ns	
D/CX	T _{DCH}	D/CX hold time	10		ns	
	T _{SDS}	Data setup time	10		ns	
SDA (DIN)	T _{SDH}	Data hold time	10		ns	
DOUT	T _{ACC}	Access time	10	50	ns	For max CL=30pF
DOOT	Т _{он}	Output disable time	15	50	ns	For min CL=8pF

Table 6.5: 4-line Serial Interface Timing Characteristics

Note: The rising time and falling time (Tr, Tf) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.



6.5 Reset Timing




Figure 6.5: Reset Timing Diagram


Related Pins	Symbol	Parameter	Parameter Min Max		Unit
	TRW	Reset pulse duration	10	-	us
RESX	тот	Deset series!	-	5 (Note 1,5)	ms
	TRT	Reset cancel		120 (Note 1, 6, 7)	ms

Notes:

- 1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5ms after a rising edge of RESX.
- 2. Spike due to an electrostatic discharge on RESX line does not because irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9 us	Reset starts

- 3. During the resetting period, the display will be blanked (the display is entering blanking sequence, which maximum time is 120ms, when reset starts in Sleep Out mode. The display remains the blank state in Sleep in mode) and then return to Default condition for Hardware Reset.
- 4. Spike Rejection also applies during a valid reset pulse as shown below:



- 5. When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.
- 7. It is necessary to wait 5ms after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120ms.



7. Cautions and Handling Precautions

7.1 Handling and Operating the Module

- 1. When the module is assembled, it should be attached to the system firmly. Do not warp or twist the module during assembly work.
- 2. Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- 3. Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- 4. Do not allow drops of water or chemicals to remain on the display surface. If you have the droplets for a long time, staining and discoloration may occur.
- 5. If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- 6. The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane. Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- 7. If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- 8. Protect the module from static; it may cause damage to the CMOS ICs.
- 9. Use fingerstalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- 10. Do not disassemble the module.
- 11. Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- 12. Pins of I/F connector shall not be touched directly with bare hands.
- 13. Do not connect, disconnect the module in the "Power ON" condition.
- 14. Power supply should always be turned on/off by the item Power On Sequence & Power Off Sequence.

7.2 Storage and Transportation.

- 1. Do not leave the panel in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35 °C and relative humidity of less than 70%
- 2. Do not store the TFT-LCD module in direct sunlight.
- 3. The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- 4. It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module. In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- 5. This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.