

Ph. 480-503-4295 | NOPP@FocusLCD.com

TFT | CHARACTER | UWVD | FSC | SEGMENT | CUSTOM | REPLACEMENT

TFT Display Module

Part Number E35RG63248LWAM400-C

Overview:

- 3.5-inch TFT (61.9x91.04mm)
- 320(RGB)x480 pixels
- 8/9/16/18-bit MCU
- 3/4 SPI + 16/18-bit RGB
- Transmissive/Normally Black
- White LED Backlight
- Capacitive Touch Screen
- 400 NITS
- Controllers: TFT ILI9486L, CTP FT6236
- RoHS Compliant



Description

This is a color active matrix TFT (Thin Film Transistor) LCD (Liquid Crystal Display) that uses amorphous silicon TFT as a switching device. This model is composed of a transmissive type TFT-LCD Panel, driver circuit, capacitive touch panel and a backlight unit. The resolution of the 3.5" TFT-LCD contains 320x480 pixels and can display up to 65K/262K colors.

TFT Features

Low Input Voltage: 3.3V (TYP) Display Colors: 65K/262K TFT Interfaces: 8/9/16/18-bit MCU 3/4SPI+16/18-bit RGB CTP Interface: I2C


General Information Items	General Information Items Main Panel		Note
TFT Display area (AA)	48.96 (H) x 73.44 (V) (3.5 inch)	mm	-
CTP View Area	49.96(H)*74.44(V)	mm	-
Driver element	TFT active matrix	-	-
Display colors	65K/262K	colors	-
Number of pixels	320(RGB)x480	dots	-
TFT Pixel arrangement	RGB vertical stripe	-	-
Pixel pitch	0.153 (H) x 0.153 (V)	mm	-
Viewing angle	ALL	o'clock	-
TFT Controller IC	ILI9486L	-	-
CTP Driver IC	FT6236	-	-
Display mode	Transmissive/ Normally Black	-	-
Touch mode	Single point and gestures	-	-
Operating temperature	-20~+70	°C	-
Storage temperature	-30~+80	٦°	-

Mechanical Information

ltem		Min	Тур.	Max	Unit	Note
	Height (H)		61.90		mm	-
Module size	Vertical (V)		91.04		mm	-
0.20	Depth (D)		3.88		mm	-
Weight			TBD		g	-




1. Block Diagram




2. Outline Dimensions


2.1 TFT



2.2 CTP



www.FocusLCDs.com





3. Input Terminal Pin Assignment

3.1	TFT	-	
NO.	Symbol	Description	I/O
1	GND	Ground	Р
2	VCI	Analog power supply (3.3V)	Р
3	VCI	Analog power supply (3.3V)	Р
4	IM0		
5	IM1	Select Interface mode signal	I
6	IM2		
7	RESET	Reset pin. Setting low initializes the LSI. Must be reset after power is supplied.	I
8	VSYNC	Frame synchronizing signal for DPI I/F mode. Connect to GND if not used.	I
9	HSYNC	Line synchronizing signal for DPI I/F mode. Connect to GND if not used.	I
10	PCLK	Pixel clock signal for DPI I/F mode. If not used, connect to GND.	1
11	DE	Data enable signal for DPI I/F mode. If not used, connect to GND.	I
		Data bus pins. 18-bit bi-directional data bus.	
		8-bit bus: DB7-DB0	
		9-bit bus: DB8-DB0	
		16-bit bus: DB15-DB0	
12-29	DB17-DB0	18-bit bus: DB17-DB0	1/0
		When operating in MIPI DPI mode, it is an 18-bit RGB data bus.	,
		6-bit bus: DB5-DB0	
		16-bit bus: DB15-DB0	
		18-bit but: DB17-DB0	
		If not used, connect to GND.	+
30	GND	Ground	Р
31	DOUT	Serial data output pin in serial system interface. If not used leave open.	0
32	DIN_SDA	Serial data input pin or input/output pin in serial I/F. Data is input on the rising edge of	1
	_	the SCL signal. If not used, connect to GND.	
33	RDX	DBI Type-B: Serves as read signal and read data at the low level. If not used connect to IOVCC.	I
34	WRX_SCL	DBI Type-B: Serves as a write signal and write data at the low level. DBI Type-C: Serves	
		as SCL (Serial clock). If not used, connect to GND.	<u> </u>
35	DCX	Data/Command selection pin. If not used, connect to GND.	
36	CSX	Chip select signal. Low: chip can be accessed. High: chip cannot be accessed. If not	I
27	155.4	used, connect to GND.	<u> </u>
37	LEDA	Anode pin of backlight	P
38-45	LEDK1-LEDK8	Cathode pin of backlight	P
46	XR	Touch panel right glass terminal	A/D
47	YD	Touch panel bottom film terminal	A/D
48	XL	Touch panel left glass terminal	A/D
49	YU	Touch panel top film terminal	A/D
50	GND	Ground	Р

I: Input, O: Output, P: Power

3.2 CTP

NO.	Symbol	Description	I/O
1	GND	Ground	Р
2	VDDIO	I/O power supply voltage	Р
3	VDD	Supply voltage	Р
4	SCL	I2C clock input	I
5	SDA	I2C data input and output	I/O
6	INT	External interrupt to the host	I
7	RST	External reset. Low is active.	- 1
8	GND	Ground	Р



4. LCD Optical Characteristics


4.1 Optical Specifications

ltem		Symbol	Condition	Min	Тур.	Max	Unit	Note
Contrast R	atio	CR		400	500		%	(2)
Response Time	Rising Falling	TR+TF			35	50	msec	(4)
Transmitta	ince	т		3.86	4.40		%	(5)
		Wx	θ=0	0.275	0.295	0.315		
	White	W _Y	Normal viewing	0.297	0.317	0.337		
	Red R _X	R _X	-	0.640	0.660	0.680		
Color Filter		R _Y	angle	0.297	0.317	0.337		(5)(6)
Chromaticity	Green	G _X		0.240	0.260	0.280		(5)(6)
	Green	Gy		0.555	0.575	0.595		
	Blue	B _X		0.121	0.141	0.161		
	вше	By		0.055	0.075	0.095		
		ΘL			80			(1)(6)
Viewing Angle	Hor.	ΘR	CR≥10		80		dograa	
Viewing Angle		ΘΤ			80		degree	
	Ver.	ΘΒ			80			
Option View Direction				FREE				(1)



Optical Specification Reference Notes:

(1) Definition of Viewing Angle: The viewing angle is the angle at which the contrast ratio is greater than 10. The viewing angles are determined for the horizontal or 3,9 o'clock direction and the vertical or 6,12 o'clock direction with respect to the optical axis which is normal to the LCD surface.



(2) Definition of Contrast Ratio (Cr): measured at the center point of panel. The contrast ratio (Cr) measured on a module, is the ratio between the luminance (Lw) in a full white area (R=G=B=1) and the luminance (Ld) in a dark area (R=G=B=0).


$$Cr = \frac{Lw}{Ld}$$

(3) Definition of transmittance (T%): The transmittance of the panel including the polarizers is measured with electrical driving. The equation for transmittance Tr is:

$$Tr = \frac{It}{Io} \times 100\%$$


Io = the brightness of the light source. It = the brightness after panel transmission

(4) Definition of Response Time (Tr, Tf): The rise time 'Tr' is defined as the time for luminance to change from 90% to 10% as a result of a change of the electrical condition. The fall time 'Tf' is defined as the time for luminance to change from 10% to 90% as a result of a change of the electrical condition.






(5) Definition of Color Gamut: Measuring machine CFT-01. NTSC's Primaries: R(x,y,Y),G(x,y,Y), B(x,y,Y). FPM520 of Westar Display Technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.The color chromaticity shall be calculated from the spectral data measured with all pixels first in red, green, blue and white. Measurements shall be made at the center of the panel.



(6) Definition of Optical Measurement Setup:

The LCD module should be stabilized at a given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 20 minutes.





5. TFT Electrical Characteristics

5.1 Absolute Maximum Rating (Ta=25 °C, VSS=0V)

Characteristics	Symbol	Min	Max	Unit
Digital Supply Voltage	VDD	-0.3	4.2	v
Digital Interface Supply Voltage	iovcc	-0.3	VDD	v
Operating Temperature	ТОР	-20	+70	°C
Storage Temperature	TST	-30	+80	°C

NOTE: If the absolute maximum rating of the above parameters is exceeded, even momentarily, the quality of the product may be degraded. Absolute maximum ratings specify the values which the product may be physically damaged if exceeded. Be sure to use the product within the range of the absolute maximum ratings.

5.2 DC Electrical Characteristics

Characteristics	Symbol	Min	Тур.	Max	Unit	Note
Digital Supply Voltage	VDD	3.0	3.3	4.2	V	
Digital Interface Supply Voltage	iovcc	1.65	3.3	4.2	V	
Normal Mode Current Consumption	IDD		10		mA	
	VIH	0.7VDDIO		VDDIO	V	
Level Input Voltage	VIL	GND		0.3VDDIO	V	
Lovel Output Veltage	VOH	0.8VDDIO		VDDIO	V	
Level Output Voltage	VOL	GND		0.2VDDIO	V	




5.3 LED Backlight Characteristics

The backlight system is edge lighting type with 8 chips LED.


Item	Symbol	Min	Тур.	Max	Unit	Note
Forward Current	lF	120	160		mA	
Forward Voltage	VF	2.9	3.2	3.4	V	
LCM Luminance	LV	400			cd/m2	Note 3
LED lifetime	Hr	50000			hour	Note1 & 2
Uniformity	AVg	80			%	Note 3

Note 1: LED lifetime (Hr) can be defined as the time in which it continues to operate under the condition: Ta=25 ± 3 °C, typical IL value indicated in the above table until the brightness becomes less than 50%.

Note 2: The "LED lifetime" is defined as the module brightness decrease to 50% original brightness at $Ta=25^{\circ}C$ and IL = 160mA. The LED lifetime could be decreased if operating IL is larger than 160mA. The constant current driving method is suggested.




Note 3: Luminance Uniformity of these 9 points is defined as below:





6. TFT AC Characteristics




6.1 DBI Type B (18/16/9/8 bit) Interface Timing Characteristics (8080-series)


Signal	Symbol	Parameter	Min	Max	Unit	Description
	tast	Address setup time	0	-	ns	
D/CX	that	Address hold time (Write/Read)	0	-	ns	
	tchw	CSX "H' pulse width	0	-	ns	
	tcs	Chip select setup time (Write)	15	-	ns	
CSX	trcs	Chip select setup time (Read ID)	45	-	ns	
	trcsfm	Chip select setup time (Read FM)	355	-	ns	
	tcsf	Chip select wait time (Write/Read)	0	-	ns	
	twc	Write cycle	50	-	ns	
WRX	twrh	Write control pulse H duration	15	-	ns	
	twrl	Write control pulse L duration	15	-	ns	
	trcfm	Read cycle (FM)	450	-	ns	When read from
RDX(FM)	trdhfm	Read control H duration (FM)	90	-	ns	frame memory
	trdlfm	Read control L duration (FM)	355	-	ns	frame memory
	trc	Read cycle (ID)	160	-	ns	
RDX(ID)	trdh	Read control pulse H duration	90	-	ns	When read ID data
	trdl	Read control pulse L duration	45	-	ns	
DD[17.0]	tdst	Write data setup time	10	-	ns	F
DB[17:0]	tdht	Write data hold time	10	-	ns	For maximum,
DB[15:0] DB[8:0]	trat	Read access time	-	40	ns	CL=30pF For minimum,
DB[8.0] DB[7:0]	tratfm	Read access time	-	340	ns	CL=8pF
00[7.0]	trod	Read output disable time	20	80	ns	CL-ohr




Note: (1) *Ta* = -30 *to* 70°, *IOVCC* = 1.65*V to* 3.6*V*, *VCI*=2.5*V to* 3.6*V*, *AGND*=*DGND*=0*V*




(2) Logic high and low levels are specified as 30% and 70% of IOVCC for input signals.



(3) Logic high and low levels are specified as 30% and 70% of IOVCC for input signals.








6.2 Display Serial Interface Timing Characteristics (3-line SPI system)

Signal	Symbol	Parameter	Min	Max	Unit	Description
	tsc	SCL-CSX	15	-	ns	
CSX	tchw	CSX H pulse width	40	-	ns	
CSA	tcss	Chip select time (Write)	60	-	ns	
	tcsh	Chip select hold time (Read)	65	-	ns	
	twc	Serial clock cycle (Write)	66	-	ns	
	twrh	SCL H pulse width (Write)	15	-	ns	
SCL	twrl	SCL L pulse width (Write)	15	-	ns	
SCL	trc	Serial clock cycle (Read)	150	-	ns	
	trdh	SCL H pulse width (Read)	60	-	ns	
	trdl	SCL L pulse width (Read)	60	-	ns	
SDA	tds	Data setup time (Write)	10	-	ns	When read ID data
SDA	tdh	Data hold time (Write)	10	-	ns	when reduit uata
SDA/SDO	tacc	Access time (Read)	10	50	ns	For max, CL=30pF
(Output)	toh	Output disale time (Read)	15	50	ns	For mini, CL=8pF






6.3 Display Serial Interface Timing Characteristics (4-line SPI system)

Signal	Symbol	Parameter	Min	Max	Unit	Description
	tsc	SCL-CSX	15	-	ns	
CSX	tchw	CSX H pulse width	40	-	ns	
CSX	tcss	Chip select time (Write)	60	-	ns	
	tcsh	Chip select hold time (Read)	65	-	ns	
	twc	Serial clock cycle (Write)	66	-	ns	
	twrh	SCL H pulse width (Write)	15	-	ns	
S CI	twrl	SCL L pulse width (Write)	15	-	ns	
SCL	trc	Serial clock cycle (Read)	150	-	ns	
	trdh	SCL H pulse width (Read)	60	-	ns	
	trdl	SCL L pulse width (Read)	60	-	ns	
D/CX	tas	D/CX setup time	10	-	ns	
D/CA	tah	D/CX hold time (Write/Read)	10	-	ns	
504	tds	Data setup time (Write)	10	-	ns	
SDA	tdh	Data hold time (Write)	10	-	ns	
SDA/SDO	tacc	Access time (Read)	10	50	ns	For max, CL=30pF
(Output)	toh	Output disale time (Read)	15	50	ns	For mini, CL=8pF




6.4 Parallel 18/16-bit RGB Interface Timing Characteristics



Signal	Symbol	Parameter	Min	Max	Unit	Description
VSYNC/	tSYNCS	VSYNC/HSYNC setup time	15	-	ns	
HSYNC	tSYNCH	VSYNC/HSYNC hold time	15	-	ns	
ENABLE	tENS	ENABLE setup time	15	-	ns	
ENABLE	tENH	ENABLE hold time	15	-	ns	
DB[17:0]	tPOS	Data setup time	15	-	ns	18/16-bit bus RGB
DB[17.0]	tPDH	Data hold time	15	-	ns	interface mode
	PWDH	DOTCLK high-level period	15	-	ns	
DOTCLK	PWDL	DOTCLK low-level period	15	-	ns	
DOTCLK	tCYCD	DOTCLK cycle time	66	-	ns	
	trgbr,trgbf	DOTCLK, HSYNC, VSYNC rise/fall time	-	15	ns	





Parameters	Symbols	Min	Тур.	Max	Units
PCLK cycle	PCLKcyc	100	80	66.6	Ns
Horiontal synchronization	Hsync	3	3	-	PCLK
Horizontal back porch	HBP	3	3	-	PCLK
Horizontal address	HAdr	-	320	-	PCLK
Horizontal front porch	HFP	3	3	-	PCLK
Vertical synchronization	Vsync	2	2	-	Line
Vertical back porch	VBP	2	2	-	Line
Vertical address	Vadr	-	480	-	Line
Vertical front porch	VFP	2	2	-	Line
Vertical frequency(*)		50	60	80	Hz
Horizontal frequency(*)		-	33	-	kHz
PCLK frequency(*)		10	12.5	15	MHz

Notes:

- (1) Vertical period (one frame) shall be equal to the sum of Vsync + VBP + VAdr + VFP.
- (2) Horizontal period (one line) shall be equal to the sum Hsync + HBP + HAdr + HFP.
- (3) Control signals PCLK and Hsync shall be transmitted as specified at all times while valid pizels are transferred between the host processor and the display module.



6.5 Reset Timing




Figure 6.5: Reset Timing Diagram


Related Pins	Symbol	Parameter	Min	Max	Unit
	TRW	Reset pulse duration	10	-	us
RESX	тот	Decet enned	-	5 (Note 1,5)	ms
	TRT	Reset cancel		120 (Note 1, 6, 7)	ms

Notes:

- 1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5ms after a rising edge of RESX.
- 2. Spike due to an electrostatic discharge on RESX line does not because irregular system reset according to the table below:

RESX Pulse	Action		
Shorter than 5us	Reset Rejected		
Longer than 9us	Reset		
Between 5us and 9 us	Reset starts		

- 3. During the resetting period, the display will be blanked (the display is entering blanking sequence, which maximum time is 120ms, when reset starts in Sleep Out mode. The display remains the blank state in Sleep in mode) and then return to Default condition for Hardware Reset.
- 4. Spike Rejection also applies during a valid reset pulse as shown below:



- 5. When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.
- 7. It is necessary to wait 5ms after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120ms.



7. CTP Specification

7.1 Electrical Characteristics

7.1.1 Absolute Maximum Rating

Item	Symbol	Min	Max	Unit	Note
Power Supply Voltage	VDD	-0.3	3.6	V	1
I/O Digital Voltage	VDDIO	1.8	3.6	V	1
Operating Temperature	Т	-20	+70	°C	-
Storage Temperature	T _{ST}	-30	+80	°C	-

Note: If used beyond the absolute maximum ratings, FT6236 may permanently damage. It is strongly recommended that the device be used within the electrical characteristics in normal operations. If exposed to the condition not within the electrical characteristics, it may affect the reliability of the device.

7.1.2 DC Electrical Characteristics (Ta=25°C)

ltem	Symbol	Condition	Min	Тур.	Max	Unit	Note
Digital supply voltage	VDD		2.8	3.3	3.6	V	
I/O Digital supply voltage	VDDIO		1.8	3.3	3.6	V	
Normal operation mode current consumption	I _{OPr}	VDD=2.8V		4		mA	
Monitor mode current consumption	I _{mon}	Ta=25°C MCLK=17.5MHz		1.5		mA	
Sleep mode current consumption	I _{sip}			50		uA	
	VIH		0.7VDDIO		VDDIO	V	
Level input voltage	V _{IL}		-0.3		0.3VDDIO	V	
	V _{OH}	I _{OH} =-0.1mA	0.7VDDIO			V	
Level output voltage	V _{OL}	I _{OL} =0.1mA			0.3VDDIO	V	


7.1.3 AC Characteristics

Item	Symbol	Test Condition	Min	Тур.	Max	Unit	Note
OSC clock 1	fosc1	VDDA=2.8V;	34.65	35	35.35	MHz	
Sensor acceptable clock	ftx	$T_{a=25}^{\circ}C$ VDDA=2.8V;	0	100	300	kHz	
Sensor output rise time	Ttxr	Ta=25°C VDDA=2.8V;	-	100	-	Ns	
Sensor input fall time	Ttxf	Ta=25°C VDDA=2.8V;	-	80	-	Ns	
Sensor input voltage	Trxi	Ta=25°C VDDA=2.8V; Ta=25°C	-	5	-	V	



7.1.4 I2C Interface

The I2C is always configured in the slave mode. The data transfer format is shown below.



The following table lists the meanings of the mnemonics used in the above figures.

Mnemonics	Description
S	I2C start or I2C restart
A [6:0]	Slave address
R/W	Read/Write bit, '1' for read, '0' for write
A(N)	ACK(NACK)
Р	Stop: the indication of the end of a packet (if this bit is missing, S will indicate the end of the current packet and the beginning of the next packet)

I2C Interface Timing Characteristics

Parameter	Min	Max	Unit
SCL frequency	10	400	kHz
Bus free time between a stop and start condition	4.7	-	US
Hold time (repeated) start condition	4.0	-	US
Data setup time	250	-	us
Setup time for a repeated start condition	4.7	-	us
Setup time for stop condition	4.0	-	us



8. Cautions and Handling Precautions

8.1 Handling and Operating the Module

- 1. When the module is assembled, it should be attached to the system firmly. Do not warp or twist the module during assembly work.
- 2. Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- 3. Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- 4. Do not allow drops of water or chemicals to remain on the display surface. If you have the droplets for a long time, staining and discoloration may occur.
- 5. If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- 6. The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane. Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- 7. If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- 8. Protect the module from static; it may cause damage to the CMOS ICs.
- 9. Use fingerstalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- 10. Do not disassemble the module.
- 11. Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- 12. Pins of I/F connector shall not be touched directly with bare hands.
- 13. Do not connect, disconnect the module in the "Power ON" condition.
- 14. Power supply should always be turned on/off by the item Power On Sequence & Power Off Sequence

8.2 Storage and Transportation.

- 1. Do not leave the panel in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35 °C and relative humidity of less than 70%
- 2. Do not store the TFT-LCD module in direct sunlight.
- 3. The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- 4. It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module. In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- 5. This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.