

Ph. 480-503-4295 | NOPP@FocusLCD.com

TFT | CHARACTER | UWVD | FSC | SEGMENT | CUSTOM | REPLACEMENT

TFT Display Module

Part Number E43RG54880LWAM400-R

Overview:

- 4.3-inch TFT: (62.66x105.095mm)
- 480(RGB)x800 pixels
- 3SPI+16/18/24-bit RGB Interface
- Wide Tempe
- White LED back-light

- Transmissive/ Normally Black
- Resistive Touch Panel
- 400 NITS
- Controller: ILI9806E
- RoHS Compliant



Description

This is a color active matrix TFT (Thin Film Transistor) LCD (Liquid Crystal Display) that uses amorphous silicon TFT as a switching device. This model is composed of a transmissive type TFT-LCD Panel, driver circuit, resistive touch panel and a backlight unit. The resolution of the 4.3" TFT-LCD contains 480x800 pixels and can display up to 65K/262K/16.7M colors.

TFT Features

Low Input Voltage: 3.3V (TYP) Display Colors: 65K/262K/16.7M TFT Interfaces: 3SPI+16/18/24-bit RGB


General Information Items	Specification Main Panel	Unit	Note
TFT Display area (AA)	56.16 (H) x 93.60 (V) (4.3 inch)	mm	-
Driver element	TFT active matrix	-	-
Display colors	65K/262K/16.7M	colors	-
Number of pixels	480(RGB)x800	dots	-
TFT Pixel arrangement	RGB vertical stripe	-	-
Pixel pitch	0.117 (H) x 0.117 (V)	mm	-
Viewing angle	ALL	o'clock	-
TFT Controller IC	ILI9806E	-	-
Display mode	Transmissive/ Normally Black	-	-
Operating temperature	-10~+60	°C	-
Storage temperature	-30~+80	°C	-


Mechanical Information

	ltem	Min	Тур.	Мах	Unit	Note
	Height (H)		62.66		mm	-
Module size	Vertical (V)		105.95		mm	-
5120	Depth (D)		3.85		mm	-
Weight			TBD		g	-



1. Block Diagram







3. Input TFT Terminal Pin Assignment

Recommended TFT Connector: FH12S-50S-0.5SH(55)

Recommended RTP Connector: FH33-4S-1SH(10)

1LEDKCathode pin of backlightP2LEDAAnode pin of backlightP3NCNCP3NCGroundP4GNDGroundP5GNDGroundP6VCISupply voltage (3.3V)P7IOVCC1/O power supply voltageP8-11NCNCI10NCNCI12RESETReset pin. Setting low initializes the LSI. Must be reset after power is supplied.I13-86D83-DB16Data bus pins.I14.77-NOWhen operating in DPI interface mode, RGB data bus.I13-86D815-DB824-bit bus: use D823-DB6I14.78-NOWhen operating in DPI interface mode, RGB data bus.I/O14.78-NOMHen operating in DPI interface mode, RGB data bus.I13-86D815-DB824-bit bus: use DB0-DB5, D88-DB13, D816-D820I14.78I f-bit bus: use D80-D84, D88-D813, D816-D820I15.79I f-bit bus: use D80-D84, D88-D813, D816-D820I16NCNCI37NCNCI38NCNCI40CSSerial clock inputI41SDISerial clock inputI42SDISerial data input pin used for SPI interfaceI44SDISerial data input pin used for SPI interface. If not used, connect to GND.I44HSYNCFrame synchroni	NO.	Symbol	Description	I/O
3 NC NC P 4 GND Ground P 5 GND Ground P 6 VCI Supply voltage (3.3V) P 7 IOVCC I/O power supply voltage P 8-11 NC NC P 12 RESET Reset pin. Setting low initializes the LSI. Must be reset after power is supplied. I 13-36 DB15-DB8 (R7-R0) When operating in DPI interface mode, RGB data bus. V/O DB15-DB8 24-bit bus: use DB23-DB0 If not used, connect to GND I/O 13-36 (B7-R0) If not used, connect to GND I 37 NC NC NC 38 NC NC I 39 SCL Serial clock input I 40 CS Low: chip can be accessed I High: chip cannot be accessed I SDI: Serial data input pin I 41 SDI Serial data input pin is farial interface. If not used, leave open. O 42 SDO Serial data input pin is farial interface. If not used, leave open.	1	LEDK	Cathode pin of backlight	Р
4 GND Ground P 5 GND Ground P 6 VCI Supply voltage (3.3V) P 7 IOVCC I/O power supply voltage P 8-11 NC NC P 12 RESET Reset pin. Setting low initializes the LSI. Must be reset after power is supplied. I 12 RESET Reset pin. Setting low initializes the LSI. Must be reset after power is supplied. I 13-36 DB3-DB46 Data bus pins. I (R7-R0) When operating in DPI interface mode, RGB data bus. J DB3-DB8 24-bit bus: use DB23-DB0 I 13-36 (G7-G0) 18-bit bus: use DB0-DB5, DB8-DB13, DB16-DB21 I/O DB7-DB0 16-bit bus: use DB)-DB4, DB8-DB13, DB16-DB20 I (B7-B0) If not used, connect to GND I 37 NC NC I 38 NC NC I 40 CS Serial clock input I 41 SDI Serial data input pin used for SPI interface I 41 SDI Serial data input/output bidirectional pin I 42 SDO Serial data input/output bidirectional pin I 43 VSYN	2	LEDA	Anode pin of backlight	Р
5 GND Ground P 6 VCI Supply voltage (3.3V) P 7 IOVCC I/O power supply voltage P 8-11 NC NC P 12 RESET Reset pin. Setting low initializes the LSI. Must be reset after power is supplied. I 12 REST Reset pin. Setting low initializes the LSI. Must be reset after power is supplied. I 13-36 (R7-R0) When operating in DPI interface mode, RGB data bus. I/O 13-36 (B7-G0) I8-bit bus: use DB23-DB0 I/O 13-36 (B7-G0) I8-bit bus: use DB3-DB0 I6-bit bus: use DB3-DB13, DB16-DB21 I/O 37 NC NC NC I 38 NC NC I 39 SCL Serial clock input I 40 CS Low: chip can be accessed I High: chip cannot be accessed I I 41 SDI Serial data input pin used for SPI interface I 41 SDI Serial data input/output bidirectional pin I 42 SDO Serial data input/output bidirectional pin I 43 VSYNC Frame synchronizing signal. Connect to GND or VCC if not used. I	3	NC	NC	
6 VCI Supply voltage (3.3V) P 7 IOVCC I/O power supply voltage P 8-11 NC NC I 12 RESET Reset pin. Setting low initializes the LSI. Must be reset after power is supplied. I 13 DB23-DB16 (R7-R0) Data bus pins. I 13-36 DB15-DB8 (G7-G0) 24-bit bus: use DB23-DB0 16-bit bus: use DB-DB5, DB8-DB13, DB16-DB21 16-bit bus: use DB)-DB4, DB8-DB13, DB16-DB20 (B7-B0) I/O 37 NC NC I 38 NC NC I 40 CS Serial clock input I 41 SDI Serial data input pin used for SPI interface SDI: Serial data input pin used for SPI interface SDI: Serial data input pin I 41 SDI Serial data input pin in Serial interface. If not used, connect to GND. I 42 SDO Serial data input pin in Serial interface. If not used, leave open. O 43 VSYNC Frame synchronizing signal. Connect to GND or VCC if not used. I 44 HSYNC Line synchronizing signal. Connect to GND or VCC if not used. I 45 DE Data enable signal for DPI interface. If not used connect to GND. I 46 PCLK Dot clock signal. Connect to GND or VCC if not used. I	4	GND	Ground	Р
7 IOVCC I/O power supply voltage P 8-11 NC NC I 12 RESET Reset pin. Setting low initializes the LSI. Must be reset after power is supplied. I 12 RESET Reset pin. Setting low initializes the LSI. Must be reset after power is supplied. I 13-36 DB15-DB8 24-bit bus: use DB23-DB0 I/O 13-36 (G7-G0) 18-bit bus: use DB2-DB5, DB8-DB13, DB16-DB21 I/O DB7-DB0 16-bit bus: use DB)-DB4, DB8-DB13, DB16-DB20 I I 7 NC NC If not used, connect to GND I 37 NC NC I I 38 NC NC I I 40 CS Serial clock input I I 41 SDI Serial data input pin used for SPI interface I I 42 SDO Serial data input/output bidirectional pin I 43 VSYNC Frame synchronizing signal. Connect to GND or VCC if not used. I 44 HSYNC Line synchronizing signal. Connect to GND or VCC if not used. I 44	5	GND	Ground	Р
8-11 NC NC If <	6	VCI	Supply voltage (3.3V)	Р
12RESETReset pin. Setting low initializes the LSI. Must be reset after power is supplied.IDB23-DB16 (R7-R0)Data bus pins. When operating in DPI interface mode, RGB data bus. 24-bit bus: use DB23-DB0I/O13-36DB15-DB8 (G7-G0)24-bit bus: use DB23-DB0 18-bit bus: use DB0-DB5, DB8-DB13, DB16-DB21 16-bit bus: use DB)-DB4, DB8-DB13, DB16-DB20 (B7-B0)I/O37NCNC38NCNC39SCLSerial clock inputI40CSLow: chip can be accessedI41SDI SDI: Serial data input pin SDA: Serial data input pin SDA: Serial data output pin in Serial interface. If not used connect to GND.I42SDOSerial data output pin in Serial interface. If not used connect to GND.I44HSYNCLine synchronizing signa for RGB interface. If not used connect to GND.I45DEData enable signal for DPI interface. If not used connect to GND.I46PCLKDot clock signal. Connect to GND if not used.I47XR(NC)Touch panel right glass terminalA/D48YD(NC)Touch panel right glass terminalA/D49XL(NC)Touch panel left glass terminalA/D	7	IOVCC	I/O power supply voltage	Р
DB23-DB16 (R7-R0) DB15-DB8 (G7-G0)Data bus pins. When operating in DPI interface mode, RGB data bus.I/O13-36DB15-DB8 (G7-G0)24-bit bus: use DB23-DB0 18-bit bus: use DB0-DB5, DB8-DB13, DB16-DB21 16-bit bus: use DB)-DB4, DB8-DB13, DB16-DB20 (B7-B0)I/O37NCNC38NCNC39SCLSerial clock inputI40CSLow: chip can be accessed High: chip cannot be accessedI41SDI SDISerial data input pin SDA: Serial data input pinI42SDOSerial data input pin SDA: Serial data output pin in Serial interface. If not used connect to GND.I44HSYNCLine synchronizing signa for RGB interface. If not used connect to GND.I45DEData output pin for DI interface. If not used connect to GND.I46PCLKDot clock signal. Connect to GND if not used.I47XR(NC)Touch panel right glass terminalA/D48YD(NC)Touch panel left glass terminalA/D49XL(NC)Touch panel left glass terminalA/D	8-11	NC	NC	
(R7-R0)When operating in DPI interface mode, RGB data bus.Image: DB15-DB8(24-bit bus: use DB23-DB0Image: DB15-DB8(24-bit bus: use DB23-DB0Image: DB15-DB3(DB15-DB2)Image: DB1-DB4DB3-DB13, DB16-DB21Image: DB1-DB4DB3-DB13, DB16-DB20Image: DB1-DB4DB1-DB4Image: DB1-DB4Image: DB1-DB4DB1-DB4Image: DB1-DB4DB1-DB4Image: DB1-DB4DB1-DB4Image: DB1-DB4Image: DB1-DB4Image	12	RESET	Reset pin. Setting low initializes the LSI. Must be reset after power is supplied.	1
13-36DB15-DB824-bit bus: use DB3-DB0I/O13-36(G7-G0)18-bit bus: use DB0-DB5, DB8-DB13, DB16-DB21IDB7-DB016-bit bus: use DB)-DB4, DB8-DB13, DB16-DB20I(B7-B0)If not used, connect to GNDI37NCNCI38NCNCI39SCLSerial clock inputI40CSLow: chip can be accessedI41SDISerial data input pin used for SPI interfaceI42SDOSerial data input pin used for SPI interface. If not used, leave open.O43VSYNCFrame synchronizing signal for RGB interface. If not used. connect to GND.I44HSYNCLine synchronizing signal for DPI interface. If not used. connect to GND.I45DEData enable signal for DPI interface. If not used.I46PCLKDot clock signal. connect to GND or VCC if not used.I47XR(NC)Touch panel right glass terminalA/D48YD(NC)Touch panel left glass terminalA/D49XL(NC)Touch panel left glass terminalA/D		DB23-DB16	Data bus pins.	
13-36(G7-G0)18-bit bus: use DB0-DB5, DB8-DB13, DB16-DB21I/ODB7-DB016-bit bus: use DB)-DB4, DB8-DB13, DB16-DB20If not used, connect to GND37NCNC38NCNC39SCLSerial clock inputI40CSLow: chip can be accessedIHigh: chip cannot be accessedII41SDISerial data input pin used for SPI interfaceI5DA: Serial data input pin used for SPI interfaceII42SDOSerial data output pin in Serial interface. If not used, connect to GND.I44HSYNCLine synchronizing signal for RGB interface. If not used.I44HSYNCLine synchronizing signal. Connect to GND or VCC if not used.I45DEData enable signal for DPI interface. If not used.I46PCLKDot clock signal. Connect to GND or VCC if not used.I47XR(NC)Touch panel right glass terminalA/D49XL(NC)Touch panel left glass terminalA/D		(R7-R0)	When operating in DPI interface mode, RGB data bus.	
(G7-G0)18-bit bus: use D80-DB5, DB8-DB13, DB16-DB217.1DB7-DB016-bit bus: use DB)-DB4, DB8-DB13, DB16-DB201(B7-B0)If not used, connect to GND137NCNC138NCNC139SCLSerial clock input140CSLow: chip can be accessed141SDISerial data input pin used for SPI interface141SDISerial data input pin142SDOSerial data output pin in Serial interface. If not used, leave open.043VSYNCFrame synchronizing signal. Connect to GND or VCC if not used.144HSYNCLine synchronizing signal. Connect to GND.145DEData enable signal for DPI interface. If not used connect to GND.146PCLKDot clock signal. Connect to GND if not used.147XR(NC)Touch panel right glass terminalA/D49XL(NC)Touch panel left glass terminalA/D	12.26	DB15-DB8	24-bit bus: use DB23-DB0	1/0
(B7-B0)If not used, connect to GNDIf37NCNCIf38NCNCI39SCLSerial clock inputI40CSLow: chip can be accessedI41SDISerial data input pin used for SPI interface SDI: Serial data input pinI42SDOSerial data output pin in Serial interface. If not used, leave open.O43VSYNCFrame synchronizing signal for RGB interface. If not used connect to GND.I44HSYNCLine synchronizing signal for DPI interface. If not used connect to GND.I45DEData enable signal for DPI interface. If not used.I46PCLKDot clock signal. Connect to GND if not used.I47XR(NC)Touch panel right glass terminalA/D49XL(NC)Touch panel left glass terminalA/D	13-30	(G7-G0)	18-bit bus: use DB0-DB5, DB8-DB13, DB16-DB21	1/0
37NCNC38NCNC39SCLSerial clock input40CSLow: chip can be accessed41SDISerial data input pin used for SPI interface41SDISerial data input pin42SDOSerial data output pin in Serial interface. If not used, leave open.43VSYNCFrame synchronizing signal. Connect to GND or VCC if not used.44HSYNCLine synchronizing signal. Connect to GND or VCC if not used.45DEData enable signal for DPI interface. If not used.46PCLKDot clock signal. Connect to GND if not used.47XR(NC)Touch panel right glass terminal49XL(NC)Touch panel left glass terminal		DB7-DB0	16-bit bus: use DB)-DB4, DB8-DB13, DB16-DB20	
38NCNC39SCLSerial clock inputI40CSLow: chip select signal Low: chip can be accessedI41SDISerial data input pin used for SPI interface SDI: Serial data input pin SDA: Serial data input pinI42SDOSerial data output pin in Serial interface. If not used, leave open.O43VSYNCFrame synchronizing signal for RGB interface. If not used.I44HSYNCLine synchronizing signal. Connect to GND or VCC if not used.I45DEData enable signal for DPI interface. If not used connect to GND.I46PCLKDot clock signal. Connect to GND if not used.I47XR(NC)Touch panel right glass terminalA/D49XL(NC)Touch panel left glass terminalA/D		(B7-B0)	If not used, connect to GND	
39SCLSerial clock inputI40CSLow: chip can be accessedI40CSLow: chip can be accessedI41SDISerial data input pin used for SPI interfaceI41SDISerial data input pinI42SDOSerial data output pin in Serial interface. If not used, leave open.O43VSYNCFrame synchronizing signal for RGB interface. If not used connect to GND.I44HSYNCLine synchronizing signal. Connect to GND or VCC if not used.I45DEData enable signal for DPI interface. If not used connect to GND.I46PCLKDot clock signal. Connect to GND if not used.I47XR(NC)Touch panel right glass terminalA/D48YD(NC)Touch panel bottom film terminalA/D49XL(NC)Touch panel left glass terminalA/D	37	NC	NC	
40CSChip select signal Low: chip can be accessedI40CSLow: chip can be accessedIHigh: chip cannot be accessedSerial data input pin used for SPI interfaceI41SDISDI: Serial data input pin SDA: Serial data input/output bidirectional pinI42SDOSerial data output pin in Serial interface. If not used, leave open.O43VSYNCFrame synchronizing signa for RGB interface. If not used connect to GND.I44HSYNCLine synchronizing signal. Connect to GND or VCC if not used.I45DEData enable signal for DPI interface. If not used connect to GND.I46PCLKDot clock signal. Connect to GND if not used.I47XR(NC)Touch panel right glass terminalA/D48YD(NC)Touch panel left glass terminalA/D49XL(NC)Touch panel left glass terminalA/D	38	NC	NC	
40CSLow: chip can be accessedIHigh: chip cannot be accessedSerial data input pin used for SPI interfaceI41SDISDI: Serial data input pinISDA: Serial data input/output bidirectional pinSDISerial data output pin in Serial interface. If not used, leave open.O42SDOSerial data output pin in Serial interface. If not used, leave open.O43VSYNCFrame synchronizing signal for RGB interface. If not used connect to GND.I44HSYNCLine synchronizing signal. Connect to GND or VCC if not used.I45DEData enable signal for DPI interface. If not used connect to GND.I46PCLKDot clock signal. Connect to GND if not used.I47XR(NC)Touch panel right glass terminalA/D48YD(NC)Touch panel bottom film terminalA/D49XL(NC)Touch panel left glass terminalA/D	39	SCL	Serial clock input	I
High: chip cannot be accessedHigh: chip cannot be accessed41SDISerial data input pin used for SPI interfaceI41SDISDI: Serial data input pinI5DA: Serial data input/output bidirectional pinSDA: Serial data output pin in Serial interface. If not used, leave open.O42SDOSerial data output pin in Serial interface. If not used, leave open.O43VSYNCFrame synchronizing signa for RGB interface. If not used connect to GND.I44HSYNCLine synchronizing signal. Connect to GND or VCC if not used.I45DEData enable signal for DPI interface. If not used connect to GND.I46PCLKDot clock signal. Connect to GND if not used.I47XR(NC)Touch panel right glass terminalA/D48YD(NC)Touch panel left glass terminalA/D49XL(NC)Touch panel left glass terminalA/D				
41SDISerial data input pin used for SPI interface SDI: Serial data input pin SDA: Serial data input/output bidirectional pinI42SDOSerial data output pin in Serial interface. If not used, leave open.O43VSYNCFrame synchronizing signa for RGB interface. If not used connect to GND.I44HSYNCLine synchronizing signal. Connect to GND or VCC if not used.I45DEData enable signal for DPI interface. If not used connect to GND.I46PCLKDot clock signal. Connect to GND if not used.I47XR(NC)Touch panel right glass terminalA/D49XL(NC)Touch panel left glass terminalA/D	40	CS		1
41SDISDI: Serial data input pin SDA: Serial data input/output bidirectional pinI42SDOSerial data output pin in Serial interface. If not used, leave open.O43VSYNCFrame synchronizing signa for RGB interface. If not used connect to GND.I44HSYNCLine synchronizing signal. Connect to GND or VCC if not used.I45DEData enable signal for DPI interface. If not used connect to GND.I46PCLKDot clock signal. Connect to GND if not used.I47XR(NC)Touch panel right glass terminalA/D48YD(NC)Touch panel bottom film terminalA/D49XL(NC)Touch panel left glass terminalA/D			High: chip cannot be accessed	
SDA: Serial data input/output bidirectional pinO42SDOSerial data output pin in Serial interface. If not used, leave open.O43VSYNCFrame synchronizing signa for RGB interface. If not used connect to GND.I44HSYNCLine synchronizing signal. Connect to GND or VCC if not used.I45DEData enable signal for DPI interface. If not used connect to GND.I46PCLKDot clock signal. Connect to GND if not used.I47XR(NC)Touch panel right glass terminalA/D48YD(NC)Touch panel bottom film terminalA/D49XL(NC)Touch panel left glass terminalA/D			Serial data input pin used for SPI interface	
42SDOSerial data output pin in Serial interface. If not used, leave open.O43VSYNCFrame synchronizing signa for RGB interface. If not used connect to GND.I44HSYNCLine synchronizing signal. Connect to GND or VCC if not used.I45DEData enable signal for DPI interface. If not used connect to GND.I46PCLKDot clock signal. Connect to GND if not used.I47XR(NC)Touch panel right glass terminalA/D48YD(NC)Touch panel bottom film terminalA/D49XL(NC)Touch panel left glass terminalA/D	41	SDI		1
43VSYNCFrame synchronizing signa for RGB interface. If not used connect to GND.I44HSYNCLine synchronizing signal. Connect to GND or VCC if not used.I45DEData enable signal for DPI interface. If not used connect to GND.I46PCLKDot clock signal. Connect to GND if not used.I47XR(NC)Touch panel right glass terminalA/D48YD(NC)Touch panel bottom film terminalA/D49XL(NC)Touch panel left glass terminalA/D				
44HSYNCLine synchronizing signal. Connect to GND or VCC if not used.I45DEData enable signal for DPI interface. If not used connect to GND.I46PCLKDot clock signal. Connect to GND if not used.I47XR(NC)Touch panel right glass terminalA/D48YD(NC)Touch panel bottom film terminalA/D49XL(NC)Touch panel left glass terminalA/D	42	SDO	Serial data output pin in Serial interface. If not used, leave open.	0
45DEData enable signal for DPI interface. If not used connect to GND.I46PCLKDot clock signal. Connect to GND if not used.I47XR(NC)Touch panel right glass terminalA/D48YD(NC)Touch panel bottom film terminalA/D49XL(NC)Touch panel left glass terminalA/D	43	VSYNC		1
46PCLKDot clock signal. Connect to GND if not used.I47XR(NC)Touch panel right glass terminalA/D48YD(NC)Touch panel bottom film terminalA/D49XL(NC)Touch panel left glass terminalA/D	44	HSYNC	Line synchronizing signal. Connect to GND or VCC if not used.	1
47XR(NC)Touch panel right glass terminalA/D48YD(NC)Touch panel bottom film terminalA/D49XL(NC)Touch panel left glass terminalA/D		DE	Data enable signal for DPI interface. If not used connect to GND.	I
48YD(NC)Touch panel bottom film terminalA/D49XL(NC)Touch panel left glass terminalA/D	46	PCLK	Dot clock signal. Connect to GND if not used.	1
49 XL(NC) Touch panel left glass terminal A/D	47	XR(NC)	Touch panel right glass terminal	A/D
	48	YD(NC)	Touch panel bottom film terminal	A/D
50 YU(NC) Touch panel top film terminal A/D	49	XL(NC)	Touch panel left glass terminal	A/D
	50	YU(NC)	Touch panel top film terminal	A/D

1

I: Input, O: Output, P: Power



4. LCD Optical Characteristics


4.1 Optical Specifications

ltem		Symbol	Condition	Min	Тур.	Max	Unit	Note
Contrast R	atio	CR		700	800	-	%	(2)
Response Time	Rising Falling	TR+TF			30	45	ms	(4)
Color Gar	nut	S			70		%	(5)
		Wx	θ=0	0.285	0.325	0.365		
	White	W _Y	Normal viewing	0.326	0.366	0.386		
	Ded	R _X	_	0.596	0.636	0.676		
Color Filter	Red	R _Y	angle	0.297	0.337	0.377		(5)(6)
Chromaticity	Green	Gx		0.280	0.320	0.360		(5)(6)
	Green	Gy		0.567	0.607	0.647		
	Blue	Bx		0.107	0.147	0.187		
	ыце	B _Y		0.013	0.053	0.093		
		ΘL			80			
Viewing Angle	Hor.	ΘR	CR≥10		80		dograa	(1)(c)
Viewing Angle		ΘΤ			80		degree	(1)(6)
	Ver.	ΘΒ			80			
Option View Direction FREE								(1)



Optical Specification Reference Notes:

(1) Definition of Viewing Angle: The viewing angle is the angle at which the contrast ratio is greater than 10. The viewing angles are determined for the horizontal or 3,9 o'clock direction and the vertical or 6,12 o'clock direction with respect to the optical axis which is normal to the LCD surface.



(2) Definition of Contrast Ratio (Cr): measured at the center point of panel. The contrast ratio (Cr) measured on a module, is the ratio between the luminance (Lw) in a full white area (R=G=B=1) and the luminance (Ld) in a dark area (R=G=B=0).


$$Cr = \frac{Lw}{Ld}$$

(3) Definition of transmittance (T%): The transmittance of the panel including the polarizers is measured with electrical driving. The equation for transmittance Tr is:

$$Tr = \frac{It}{Io} \times 100\%$$


Io = the brightness of the light source. It = the brightness after panel transmission

(4) Definition of Response Time (Tr, Tf): The rise time 'Tr' is defined as the time for luminance to change from 90% to 10% as a result of a change of the electrical condition. The fall time 'Tf' is defined as the time for luminance to






(5) Definition of Color Gamut:
Measuring machine CFT-01. NTSC's Primaries:
R(x,y,Y),G(x,y,Y), B(x,y,Y). FPM520 of Westar Display
Technologies, INC., which utilized SR-3 for Chromaticity and
BM-5A for other optical characteristics. The color
chromaticity shall be calculated from the spectral data
measured with all pixels first in red, green, blue and white.
Measurements shall be made at the center of the panel.



(6) Definition of Optical Measurement Setup:

The LCD module should be stabilized at a given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 20 minutes.





5. TFT Electrical Characteristics

5.1 Absolute Maximum Rating (Ta=25 °C, VSS=0V)

Characteristics	Symbol	Min	Мах	Unit
Digital Supply Voltage	VCI	-0.3	4.6	v
Digital Interface Supply Voltage	ΙΟΥϹϹ	-0.3	4.6	v
Operating Temperature	ТОР	-10	+60	°C
Storage Temperature	TST	-30	+80	°C

NOTE: If the absolute maximum rating of the above parameters is exceeded, even momentarily, the quality of the product may be degraded. Absolute maximum ratings specify the values which the product may be physically damaged if exceeded. Be sure to use the product within the range of the absolute maximum ratings.

5.2 DC Electrical Characteristics

Characteristics	Symbol	Min	Тур.	Max	Unit	Note
Digital Supply Voltage	VCI	2.5	3.3	3.6	V	
Digital Interface Supply Voltage	IOVCC	1.65	1.8	3.3	V	
Normal Mode Current Consumption	IDD		30		mA	
	VIH	0.7IOVCC		IOVCC	V	
Level Input Voltage	VIL	-0.3		0.3IOVCC	V	
	VOH	0.8IOVCC		IOVCC	V	
Level Output Voltage	VOL	GND		0.2IOVCC	V	



5.3 LED Backlight Characteristics

The backlight system is edge lighting type with 8 chips LED.

Item	Symbol	Min	Тур.	Max	Unit	Note
Forward Current	lF	15	20		mA	
Forward Voltage	VF		25.6		V	
LCM Luminance	LV	350	400		cd/m2	Note 3
LED lifetime	Hr	50000			hour	Note1 & 2
Uniformity	AVg	80			%	Note 3


Note 1: LED lifetime (Hr) can be defined as the time in which it continues to operate under the condition: Ta=25 ± 3 °C, typical IL value indicated in the above table until the brightness becomes less than 50%.

Note 2: The "LED lifetime" is defined as the module brightness decrease to 50% original brightness at Ta=25°C and IL = 20mA. The LED lifetime could be decreased if operating IL is larger than 20mA. The constant current driving method is suggested.



Backlight LED Circuit

Note 3: Luminance Uniformity of these 9 points is defined as below:




Luminance = <u>(Total Luminance of 9 points)</u> 9

Uniformity =<u>minimum luminance in 9 points(1-9)</u> maximum luminance in 9 points(1-9)




6. TFT AC Characteristics



6.1 Display Serial Interface Timing Characteristics (3-line SPI)

Signal	Symbol	Parameter	Min	Max	Unit	Description	
	tsc	SCL-CSX	15	-	ns		
CSX	tchw	CSX H pulse width	40	-	ns		
CSX	tcss	Chip select time (Write)	60	-	ns		
	tcsh	Chip select hold time (Read)	65	-	ns		
	twc	Serial clock cycle (Write)	66	-	ns		
	twrh	SCL H pulse width (Write)	15	-	ns		
SCL	twrl	SCL L pulse width (Write)	15	-	ns		
SCL	trc	Serial clock cycle (Read)	150	-	ns		
	trdh	SCL H pulse width (Read)	60	-	ns		
	trdl	SCL L pulse width (Read)	60	-	ns		
SDA/SDI	tds	Data setup time (Write)	10	-	ns	When read ID data	
(Input)	tdh	Data hold time (Write)	10	-	ns		
SDA/SDO	tacc	Access time (Read)	10	100	ns	For max, CL=30pF	
(Output)	toh	Output disale time (Read)	15	100	ns	For mini, CL=8pF	





6.2 Parallel 24/18/16-bit RGB Interface Timing Characteristics

Signal	Symbol	Parameter		Max	Unit	Description
VS/	tSYNCS	VSYNC/HSYNC setup time	5	-	ns	
HS	tSYNCH	VSYNC/HSYNC hold time	5	-	ns	
DE	tENS	ENABLE setup time	5	-	ns	
DE	tENH	ENABLE hold time	5	-	ns	
וסיככומט	tPOS	Data setup time	5	-	ns	18/16-bit bus RGB
DB[23:0]	tPDH	Data hold time	5	-	ns	interface mode
	PWDH	DOTCLK high-level period	13	-	ns	
PCLK	PWDL	DOTCLK low-level period	13	-	ns	
PCLK	tCYCD	DOTCLK cycle time	28	-	ns	
	trgbr,trgbf	DOTCLK, HSYNC, VSYNC rise/fall time	-	15	ns	



1 frame Vertical back porch VACT Vertical front porch VBP VLW VBP VLW VSYNC ĩ HSYNC ENABLE DCK Zoom in 1H (1 Line time) наст Horizontal front por Horizontal back porch HBP HBP HFP HLW, HSYNC HLV DCK DTST ENABLE + DB[23:0] ı IL J 11 4 Invalid data Valid data Invalid data VLW : VSYNC Low pulse Width HLW : HSYNC Low pulse Width DTST : Data Transfer Startup Time


Parameter	Symbols	Condition	Min	Тур.	Max	Units
Frame Rate	FR		54		66	fps
Horizontal Low Pulse Width	HLW		1		-	DOTCLK
Horizontal Back Porch	HBP		2		126	DOTCLK
Horizontal Address	HACT			480		DOTCLK
Horizontal Front Porch	HFP		2		-	DOTCLK
Vertical Low Pulse Width	VLW		1		126	Line
Vertical Back Porch	VBP		1		126	Line
Vertical Address	VACT				864	Line
Vertical Front Porch	VFP		1		255	Line
Data Clock	DCLK		16.6		41.7	MHz

6.3 DPI Interface Timing

Pn : pixel 1, pixel 2..., pixel n.



6.4 Reset Timing




Related Pins	Symbol	Parameter	Min	Max	Unit
	TRW	Reset pulse duration	10	-	us
RESX	TDT	Deastasaal	-	5 (Note 1,5)	ms
	TRT	Reset cancel		120 (Note 1, 6, 7)	ms

Notes:

- 1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5ms after a rising edge of RESX.
- 2. Spike due to an electrostatic discharge on RESX line does not because irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9 us	Reset starts

- 3. During the resetting period, the display will be blanked (the display is entering blanking sequence, which maximum time is 120ms, when reset starts in Sleep Out mode. The display remains the blank state in Sleep in mode) and then return to Default condition for Hardware Reset.
- 4. Spike Rejection also applies during a valid reset pulse as shown below:



- 5. When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.
- 7. It is necessary to wait 5ms after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120ms.




7. TP Feature


7.1 Conditions of Use and Storage

Item	Condition	Note
Temperature range upon operation	Humidity: 20%-90% non-dew, condensation -10°C~60°C	In a simple substance
Temperature range upon storage	Humidity: 20%-90% non-dew, condensation -20°C~70°C	In a simple substance

7.2 Electrical Property

ltem	Value	Note	
Maximum voltage	DC 5V		
_	X direction (film side): 200-600 Ω		
Resistance between terminal	Y direction (glass side): 300-900 Ω		
Insulation resistance	DC 25V, 20MΩ or above	Connect X + ~X and Y+ ~Y, apply 25V DC	
Chattering	10ms or below	Between X and Y for perform measurements	
Rating	Voltage is 5V DC		







7.3 Mechanical Property

ltem	Value		Note
Input method	Used of an exclusive pen or finger		
	Exclusive pen	60-100g or below	Operation and measurement with a pen must be carried out under the following tip conditions: Stylus pen material: POM (ployacetal) Tip: Diameter 3.0mm, SR 0.8 mm
Load upon operation	Load upon operation 60-100g or Finger below	0	Operation and measurement with a pen must be carried out under the following tip conditions: Stylus pen material: Silicon rubber (Hardness: 30°Hs) Tip: Diameter 12.0mm, SR 12.5 mm
Surface hardness	Pencil hardness: 3H or above		It complies with the way of test method JIS K5400

7.4 Optical Property

Item	Performance	Note
Total light transmittance	80% or above	JIS K7105
Haze	5% or below	JIS K7136
Film specification	Polished type with hard coated surface	



8. Cautions and Handling Precautions

8.1 Handling and Operating the Module

- 1. When the module is assembled, it should be attached to the system firmly. Do not warp or twist the module during assembly work.
- 2. Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- 3. Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- 4. Do not allow drops of water or chemicals to remain on the display surface. If you have the droplets for a long time, staining and discoloration may occur.
- 5. If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- 6. The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane. Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- 7. If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- 8. Protect the module from static; it may cause damage to the CMOS ICs.
- 9. Use fingerstalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- 10. Do not disassemble the module.
- 11. Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- 12. Pins of I/F connector shall not be touched directly with bare hands.
- 13. Do not connect, disconnect the module in the "Power ON" condition.
- 14. Power supply should always be turned on/off by the item Power On Sequence & Power Off Sequence.

8.2 Storage and Transportation

- 1. Do not leave the panel in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35 °C and relative humidity of less than 70%
- 2. Do not store the TFT-LCD module in direct sunlight.
- 3. The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- 4. It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module. In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- 5. This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.