



# FOCUS LCDs

LCDs MADE SIMPLE<sup>®</sup>



ISO 9001

QUALITY  
MANAGEMENT

MEDICAL | INDUSTRIAL | DEFENSE | AGRICULTURE | FOOD SERVICE

## G120160B-FTW-DW63

### Product Description

- |   |   |
|---|---|
| <ul style="list-style-type: none"><li>• 120x160 Graphic LCD</li><li>• FSTN Positive</li><li>• 40.20x55.80mm Module</li><li>• Parallel and Serial Interfaces</li><li>• White LED Backlight</li></ul> | <ul style="list-style-type: none"><li>• Transflective</li><li>• Wide Temp Range</li><li>• 3.3V</li><li>• LCD IC: ST7586S</li><li>• RoHS Compliant</li></ul> |
|---|---|

**Revision History**

Date	Rev. No	Page	Summary
04/13/2026	1.0	All	First issue

## Graphic LCD Features

Resolution: 120x160 Dots

Interface(s): Parallel and Serial


RoHS Compliant.

General Information Items	Specification	Unit	Note
	Main Panel		
Viewing Area (VA)	34.6 (H) x 42.8 (V)	mm	--
LCD Type	FSTN Positive	--	--
Viewing Angle	6:00	O'Clock	--
Polarizer	Transflective	--	--
Backlight Type	LED	--	--
Backlight Color	White	--	--
LCD IC	ST7586S	--	--
Drive Mode	1/160 Duty, 1/12 Bias	--	--
Operating Temperature	-20 to +70	°C	--
Storage Temperature	-30 to +80	°C	--

## Mechanical Information

Item		Min.	Typ.	Max.	Unit	Note
Module Size	Horizontal (H)	--	40.20	--	mm	--
	Vertical (V)	--	55.80	--	mm	--
	Depth (D)	--	5.80	--	mm	--
Weight		--	20	--	g	Approximate

## 1. Outline Dimensions



## 2. Input Terminal Pin Assignment

NO.	Symbol	Description	I/O									
1	ESD	VSS-ITO.	--									
2	A0	The function of this pin is different in parallel and serial interface. In parallel interface: A0 is register selection input. A0="H": inputs on data bus are display data; A0="L": inputs on data bus are command. In serial interface: this pad will be used as SCL(serial-clock) input.	I									
3	RWR	<p>Read/Write execution control pin.</p> <table border="1"> <thead> <tr> <th>MPU Type</th> <th>RWR</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>6800-series</td> <td>R/W</td> <td>Read/Write control input pin. R/W="H": read. R/W="L": write.</td> </tr> <tr> <td>8080-series</td> <td>/WR</td> <td>Write enable clock input pin. The data are latched at the rising edge of the /WR signal.</td> </tr> </tbody> </table> <p>This pin is not used in serial interfaces and should be connected to VDD1.</p>	MPU Type	RWR	Description	6800-series	R/W	Read/Write control input pin. R/W="H": read. R/W="L": write.	8080-series	/WR	Write enable clock input pin. The data are latched at the rising edge of the /WR signal.	I
MPU Type	RWR	Description										
6800-series	R/W	Read/Write control input pin. R/W="H": read. R/W="L": write.										
8080-series	/WR	Write enable clock input pin. The data are latched at the rising edge of the /WR signal.										
4	D0	<p>The bi-directional data bus of the MPU interface. When CSB is "H", they are high impedance. If using serial interface: D0 is the SDA signal in 4-Line &amp; 3-Line interface. D1 is the A0 signal in 4-Line interface.</p>	I/O									
5	D1											
6	D2											
7	D3											
8	D4											
9	D5											
10	D6											
11	D7											
12	ERD	<p>Read/Write execution control pin.</p> <table border="1"> <thead> <tr> <th>MPU Type</th> <th>ERD</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>6800-series</td> <td>E</td> <td>Read/Write control input pin. R/W="H": When E is "H", data bus is in output status. R/W="L": The data are latched at the falling edge of the E signal.</td> </tr> <tr> <td>8080-series</td> <td>/RD</td> <td>Read enable input pin. When /RD is "L", data bus is in output status.</td> </tr> </tbody> </table> <p>This pin is not used in serial interfaces and should be connected to VDD1.</p>	MPU Type	ERD	Description	6800-series	E	Read/Write control input pin. R/W="H": When E is "H", data bus is in output status. R/W="L": The data are latched at the falling edge of the E signal.	8080-series	/RD	Read enable input pin. When /RD is "L", data bus is in output status.	I
MPU Type	ERD	Description										
6800-series	E	Read/Write control input pin. R/W="H": When E is "H", data bus is in output status. R/W="L": The data are latched at the falling edge of the E signal.										
8080-series	/RD	Read enable input pin. When /RD is "L", data bus is in output status.										

NO.	Symbol	Description	I/O																												
13	RSTB	Reset input pin, when RSTB is "L", internal initialization procedure is executed.	I																												
14	IF1	<table border="1"> <thead> <tr> <th>IF3</th> <th>IF2</th> <th>IF1</th> <th>MPU interface type</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>H</td> <td>L</td> <td>80 series 8-bit parallel</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> <td>68 series 8-bit parallel</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> <td>8-bit serial (4-Line)</td> </tr> <tr> <td>15</td> <td>IF2</td> <td>L</td> <td>H</td> <td>L</td> <td>9-bit serial (3-Line)</td> </tr> <tr> <td>16</td> <td>IF3</td> <td>L</td> <td>H</td> <td>L</td> <td>9-bit serial (3-Line)</td> </tr> </tbody> </table>	IF3	IF2	IF1	MPU interface type	H	H	L	80 series 8-bit parallel	H	L	L	68 series 8-bit parallel	L	H	H	8-bit serial (4-Line)	15	IF2	L	H	L	9-bit serial (3-Line)	16	IF3	L	H	L	9-bit serial (3-Line)	I
IF3	IF2		IF1	MPU interface type																											
H	H		L	80 series 8-bit parallel																											
H	L		L	68 series 8-bit parallel																											
L	H	H	8-bit serial (4-Line)																												
15	IF2	L	H	L	9-bit serial (3-Line)																										
16	IF3	L	H	L	9-bit serial (3-Line)																										
17	CSB	Chip select input pin.	I																												
18	VDD1	VDD1 is the power of interface I/O circuit.	P																												
19	VD1	The LCD driving voltage for common circuits.	I																												
20	VSS	Ground.	P																												
21	VDD	Power supply.	P																												
22	VM	VM is the non-select voltage level of COM-drivers.	P																												
23	V0	Positive operating voltage of COM-drivers.	P																												
24	XV0	Negative operating voltage of COM-drivers.	P																												
25	VG	VG is the power of SEG-drivers.	P																												

### 3. LCD Optical Characteristics

Item	Symbol	Condition	Min	Typ.	Max	Unit	
Contrast Ratio	CR	--	--	5	--	--	
Response Time	On	$T_{on}$	--	150	250	ms	
	Off	$T_{off}$	--	180	280	ms	
Viewing Angle $C_r \geq 2, 25^\circ C$	Hor.	$\Theta_L$	$\Phi=270^\circ, 9H$	--	55	--	degree
		$\Theta_R$	$\Phi=90^\circ, 3H$	--	55	--	
	Ver.	$\Theta_T$	$\Phi=180^\circ, 12H$	--	40	--	
		$\Theta_B$	$\Phi=0^\circ, 6H$	--	70	--	

## 4. TFT Electrical Characteristics

### 4.1 Absolute Maximum Rating

Characteristics	Symbol	Min	Max	Unit
Supply Voltage	VDD	-0.3	3.6	V
	V0-XV0	-0.3	19.0	V
Input Voltage	V <sub>in</sub>	-0.4	VDD1+0.3	V
Operating Temperature	T <sub>OP</sub>	-20	+70	°C
Storage Temperature	T <sub>ST</sub>	-30	+80	°C

*NOTE: If the absolute maximum rating of the above parameters is exceeded, even momentarily, the quality of the product may be degraded. Absolute maximum ratings specify the values which the product may be physically damaged if exceeded. Be sure to use the product within the range of the absolute maximum ratings.*

### 4.2 DC Electrical Characteristics

Characteristics	Symbol	Condition	Min	Typ.	Max	Unit	
LCD Driving Voltage	VLCD	--	--	16.0	--	V	
Supply Voltage	VDD	VDD-GND	3.0	3.3	3.6	V	
Input Voltage	H Level	V <sub>IH</sub>	--	0.7VDD	--	VDD1	V
	L Level	V <sub>IL</sub>	--	VSS	--	0.3VDD1	V


**Condition:**

1. VDD = 3.3V
2. 1/160 Duty, 1/12 Bias

## 5. Module Function

### 5.1 Timing Characteristics

System Bus Timing for 8080 MCU Interface



(VDD1=2.8V, Ta=25°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address setup time	A0	$t_{AW8}$		0	—	ns
Address hold time		$t_{AH8}$		0	—	
System cycle time (WRITE)	/WR	$t_{CYC8}$		240	—	
/WR L pulse width (WRITE)		$t_{CCLW}$		100	—	
/WR H pulse width (WRITE)		$t_{CCHW}$		100	—	
System cycle time (READ)	/RD	$t_{CYC8}$		500	—	
/RD L pulse width (READ)		$t_{CCLR}$		220	—	
/RD H pulse width (READ)		$t_{CCHR}$		220	—	
WRITE Data setup time	D[7:0]	$t_{DS8}$		20	—	
WRITE Data hold time		$t_{DH8}$		20	—	
READ access time		$t_{ACC8}$	CL=30pF	—	100	
READ Output disable time		$t_{OH8}$	CL=30pF	10	110	

Note:


\*1. The input signal rise time and fall time ( $t_r$ ,  $t_f$ ) is specified at 15ns or less. When the system cycle time is extremely fast,  $(t_r + t_f) < (t_{CYC8} - t_{CCLW} - t_{CCHW})$  for write,  $(t_r + t_f) < (t_{CYC8} - t_{CCLR} - t_{CCHR})$  for read.

\*2. All timing is specified using 20% and 80% of VDD1 as the reference.

\*3.  $t_{CCLW}$  and  $t_{CCLR}$  are specified as the overlap between CSB being "L" and WR and RD being at the "L" level.

# G120160B-FTW-DW63

## System Bus Timing for 6800 MCU Interface



(VDD1=2.8V, Ta=25°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address setup time	A0	$t_{AW6}$		0	—	ns
Address hold time		$t_{AH6}$		0	—	
System cycle time (WRITE)	E	$t_{CYC6}$		240	—	
Enable L pulse width (WRITE)		$t_{EHLW}$		100	—	
Enable H pulse width (WRITE)		$t_{EHWL}$		100	—	
System cycle time (READ)		$t_{CYC6}$		500	—	
Enable L pulse width (READ)	E	$t_{EHLR}$		220	—	
Enable H pulse width (READ)		$t_{EHWL}$		220	—	
Write data setup time	D[7:0]	$t_{DS6}$		20	—	
Write data hold time		$t_{DH6}$		20	—	
Read data access time		$t_{ACC6}$	CL=16pF	—	100	
Read data output disable time		$t_{OH6}$	CL=16pF	10	110	


Note:

\*1. The input signal rise time and fall time ( $t_r$ ,  $t_f$ ) is specified at 15ns or less. When the system cycle time is extremely fast,  $(t_r + t_f) < (t_{CYC6} - t_{EHLW} - t_{EHWL})$  for write,  $(t_r + t_f) < (t_{CYC6} - t_{EHLR} - t_{EHWL})$  for read.

\*2. All timing is specified using 20% and 80% of VDD1 as the reference.

\*3.  $t_{EHLW}$  and  $t_{EHLR}$  are specified as the overlap between CSB being "L" and E.

## System Bus Timing for 4-Line SPI MCU Interface



(VDD1=2.8V, Ta=25°C)


Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Serial clock period	SCLK	t <sub>SCYC</sub>		200	—	ns
SCLK "H" pulse width		t <sub>SHW</sub>		140	—	
SCLK "L" pulse width		t <sub>SLW</sub>		60	—	
Address setup time	A0	t <sub>SAS</sub>		20	—	
Address hold time		t <sub>SAH</sub>		20	—	
Data setup time	SDA	t <sub>SDS</sub>		20	—	
Data hold time		t <sub>SDH</sub>		20	—	
CSB-SCLK time	CSB	t <sub>CSS</sub>		30	—	
CSB-SCLK time		t <sub>CSH</sub>		30	—	

Note:

\*1. The input signal rise time and fall time (t<sub>r</sub>, t<sub>f</sub>) are specified as 15ns or less.

\*2. All timing is specified using 20% and 80% of VDD1 as the standard.

## System Bus Timing for 3-Line SPI MCU Interface



(VDD1=2.8V, Ta=25°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Serial Clock Period	SCLK	t <sub>SCYC</sub>		200	—	ns
SCL “H” pulse width		t <sub>SHW</sub>		140	—	
SCL “L” pulse width		t <sub>SLW</sub>		60	—	
Data setup time	SDA	t <sub>SDS</sub>		20	—	
Data hold time		t <sub>SDH</sub>		20	—	
CS-SCL time	CSB	t <sub>CSS</sub>		30	—	
		t <sub>CSH</sub>		30	—	
CS “H” pulse width		t <sub>CHW</sub>		0	—	

Note:

\*1. The input signal rise time and fall time (t<sub>r</sub>, t<sub>f</sub>) are specified as 15ns or less.

\*2. All timing is specified using 30% and 70% of VDD1 as the standard.

## 5.2 LCM Application

Please see application circuit on page 62 of the data sheet for LCD controller ST7586S. The data sheet can be found here: <https://focuslcds.com/wp-content/uploads/Drivers/ST7586S.pdf>

## 5.3 Command Table

INSTRUCTION	A0	R/W	COMMAND BYTE								DESCRIPTION
			D7	D6	D5	D4	D3	D2	D1	D0	
NOP	0	0	0	0	0	0	0	0	0	0	No operation
RESET	0	0	0	0	0	0	0	0	0	1	Software reset
Power Save	0	0	0	0	0	1	0	0	0	SLP	Set power save mode SLP=0: Sleep in mode SLP=1: Sleep out mode
Partial Mode	0	0	0	0	0	1	0	0	1	PTL	Set partial mode PTL=0: Partial mode on PTL=1: Partial mode off
Inverse Display	0	0	0	0	1	0	0	0	0	INV	Set inverse display mode INV=0: Normal display INV=1: Inverse display
All Pixel ON/OFF	0	0	0	0	1	0	0	0	1	AP	Set all pixel on mode AP=0: All pixel off mode AP=1: All pixel on mode
Display ON/OFF	0	0	0	0	1	0	1	0	0	DSP	Set LCD display DSP=0: Display off DSP=1: Display on
Set Column Address	0	0	0	0	1	0	1	0	1	0	Set column address Starting column address: 00h≤XS≤7Fh Ending column address: XS≤XE≤7Fh
	1	0	XS15	XS14	XS13	XS12	XS11	XS10	XS9	XS8	
	1	0	XS7	XS6	XS5	XS4	XS3	XS2	XS1	XS0	
	1	0	XE15	XE14	XE13	XE12	XE11	XE10	XE9	XE8	
Set Row Address	0	0	0	0	1	0	1	0	1	1	Set row address Starting row address: 00h≤YS≤9Fh Ending row address: YS≤YE≤9Fh
	1	0	YS15	YS14	YS13	YS12	YS11	YS10	YS9	YS8	
	1	0	YS7	YS6	YS5	YS4	YS3	YS2	YS1	YS0	
	1	0	YE15	YE14	YE13	YE12	YE11	YE10	YE9	YE8	
Write Display Data	0	0	0	0	1	0	1	1	0	0	Write display data to DDRAM
	1	0	D7	D6	D5	D4	D3	D2	D1	D0	
Read Display Data	0	0	0	0	1	0	1	1	1	0	Read display data from DDRAM
	1	1	D7	D6	D5	D4	D3	D2	D1	D0	
Partial Display Area	0	0	0	0	1	1	0	0	0	0	Set partial area Partial display address start: 00h≤PTS≤9Fh Partial display address end: 00h≤PTE≤9Fh Display Area: 64≤Duty≤160
	1	0	PTS15	PTS14	PTS13	PTS12	PTS11	PTS10	PTS9	PTS8	
	1	0	PTS7	PTS6	PTS5	PTS4	PTS3	PTS2	PTS1	PTS0	
	1	0	PTE15	PTE14	PTE13	PTE12	PTE11	PTE10	PTE9	PTE8	
Scroll Area	0	0	0	0	1	1	0	0	1	1	Set scroll area Top Area: TA=00h~A0h Scrolling Area: SA=00h~A0h Bottom Area: BA=00h~A0h TA+SA+BA=160
	1	0	TA7	TA6	TA5	TA4	TA3	TA2	TA1	TA0	
	1	0	SA7	SA6	SA5	SA4	SA3	SA2	SA1	SA0	
	1	0	BA7	BA6	BA5	BA4	BA3	BA2	BA1	BA0	

INSTRUCTION	A0	R/W	COMMAND BYTE								DESCRIPTION
			D7	D6	D5	D4	D3	D2	D1	D0	
Display Control	0	0	0	0	1	1	0	1	1	0	Set scan direction of COM and SEG MY=0: COM0->COM159 MY=1: COM159->COOM0 MX=0: SEG0->SEG383 MX=1: SEG383->SEG0
	1	0	MY	MX1	0	0	MX0	0	0	0	
Start Line	0	0	0	0	1	1	0	1	1	1	Set display start line S=00h~9Fh
	1	0	S7	S6	S5	S4	S3	S2	S1	S0	
Display Mode	0	0	0	0	1	1	1	0	0	M	Set display mode M=0: Gray mode M=1: Monochrome mode
Enable DDRAM Interface	0	0	0	0	1	1	1	0	1	0	Enable DDRAM interface
	1	0	0	0	0	0	0	0	1	0	
Display Duty	0	0	1	0	1	1	0	0	0	0	Set display duty DT=03h~9Fh
	1	0	DT7	DT6	DT5	DT4	DT3	DT2	DT1	DT0	
First Output COM	0	0	1	0	1	1	0	0	0	1	Set first output COM FC=00h~9Fh
	1	0	FC7	FC6	FC5	FC4	FC3	FC2	FC1	FC0	
FOSC Divider	0	0	1	0	1	1	0	0	1	1	Set FOSC dividing ratio
	1	0	0	0	0	0	0	0	FOD1	FOD0	
Partial Display	0	0	1	0	1	1	0	1	0	0	Set partial display mode
	1	0	1	0	1	0	0	0	0	0	
N-Line Inversion	0	0	1	0	1	1	0	1	0	1	Set N-Line inversion
	1	0	M	0	0	NL4	NL3	NL2	NL1	NL0	
Read Modify Write	0	0	1	0	1	1	1	0	0	RMW	Read modify write control RMW=0: Enable read modify write RMW=1: Disable read modify write
Set Vop	0	0	1	1	0	0	0	0	0	0	Set Vop
	1	0	Vop7	Vop6	Vop5	Vop4	Vop3	Vop2	Vop1	Vop0	
	1	0	-	-	-	-	-	-	-	Vop8	
Vop Increase	0	0	1	1	0	0	0	0	0	1	Vop increase one step
Vop Decrease	0	0	1	1	0	0	0	0	1	0	Vop decrease one step
BIAS System	0	0	1	1	0	0	0	0	1	1	Set BIAS system
	1	0	-	-	-	-	-	BS2	BS1	BS0	
Booster Level	0	0	1	1	0	0	0	1	0	0	Set booster level
	1	0	-	-	-	-	-	BST2	BST1	BST0	
Analog Control	0	0	1	1	0	1	0	0	0	0	Enable analog circuit
	1	0	0	0	0	1	1	1	0	1	
Auto Read Control	0	0	1	1	0	1	0	1	1	1	Auto read control XARD=0: Enable auto read XARD=1: Disable auto read
	1	0	1	0	0	XARD	1	1	1	1	
OTP WR/RD Control	0	0	1	1	1	0	0	0	0	0	OTP WR/RD control WR/RD=0: Enable OTP read WR/RD=1: Enable OTP write
	1	0	0	0	WR/RD	0	0	0	0	0	

INSTRUCTION	A0	R/W	COMMAND BYTE								DESCRIPTION
			D7	D6	D5	D4	D3	D2	D1	D0	
OTP Control Out	0	0	1	1	1	0	0	0	0	1	OTP control out
OTP Write	0	0	1	1	1	0	0	0	1	0	OTP programming procedure
OTP Read	0	0	1	1	1	0	0	0	1	1	OTP up-load procedure
OTP Selection Control	0	0	1	1	1	0	0	1	0	0	OTP selection control Ctrl=0: Disable OTP Ctrl=1: Enable OTP
	1	0	0	Ctrl	0	1	1	0	0	1	
OTP Programming Setting	0	0	1	1	1	0	0	1	0	1	OTP programming setting
	1	0	0	0	0	0	1	1	1	1	
Frame Rate	0	0	1	1	1	1	0	0	0	0	Frame rate setting in different temperature range
	1	0	-	-	-	FRA4	FRA3	FRA2	FRA1	FRA0	
	1	0	-	-	-	FRB4	FRB3	FRB2	FRB1	FRB0	
	1	0	-	-	-	FRC4	FRC3	FRC2	FRC1	FRC0	
	1	0	-	-	-	FRD4	FRD3	FRD2	FRD1	FRD0	
Temperature Range	0	0	1	1	1	1	0	0	1	0	Temperature range setting
	1	0	-	TA6	TA5	TA4	TA3	TA2	TA1	TA0	
	1	0	-	TB6	TB5	TB4	TB3	TB2	TB1	TB0	
	1	0	-	TC6	TC5	TC4	TC3	TC2	TC1	TC0	
Temperature Gradient Compensation	0	0	1	1	1	1	0	1	0	0	Set temperature gradient compensation coefficient
	1	0	MT13	MT12	MT11	MT10	MT03	MT02	MT01	MT00	
	1	0	MT33	MT32	MT31	MT30	MT23	MT22	MT21	MT20	
	1	0	MT53	MT52	MT51	MT50	MT43	MT42	MT41	MT40	
	1	0	MT73	MT72	MT71	MT70	MT63	MT62	MT61	MT60	
	1	0	MT93	MT92	MT91	MT90	MT83	MT82	MT81	MT80	
	1	0	MTB3	MTB2	MTB1	MTB0	MTA3	MTA2	MTA1	MTA0	
	1	0	MTD3	MTD2	MTD1	MTD0	MTC3	MTC2	MTC1	MTC0	
1	0	MTF3	MTF2	MTF1	MTF0	MTE3	MTE2	MTE1	MTE0		

## 5.4 Initialization Code

```
void lcd_init(void)
{
    RES=0;
    delayms(20);
    RES=1;
    delayms(20);
    write_com(0xE4);
    write_data(0x19);
    write_com(0x11);
    write_com(0x28);
    write_com(0xC0);
    write_data(0X1F);
    write_data(0x01);
    write_com(0xC3);
    write_data(0x02);
    write_com(0xC4);
    write_data(0x07);
    write_com(0xD0);
    write_data(0x1D);
    write_com(0xB5);
    write_data(0x8c);
    write_com(0x38);
    write_com(0x39);
    write_com(0x3A);
    write_data(0x02);
    write_com(0x36);
    write_data(0x00);
    write_com(0xB0);
    write_data(0x9f);
    write_com(0x20);
    write_com(0x2A);
    write_data(0x00);
    write_data(0x00);
    write_data(0x00);
    write_data(0x7f);
    write_com(0x2B);
    write_data(0x00);
}
```

```
    write_data(0x00);  
    write_data(0x00);  
    write_data(0x9F);  
    write_com(0xf1);  
    write_data(0x15);  
    write_data(0x15);  
    write_data(0x15);  
    write_data(0x15);  
    write_com(0xb1);  
    write_data(0x00);  
    write_com(0x29);  
}
```

## 6. Cautions and Handling Precautions

### 6.1 Handling and Operating the Module

1. When the module is assembled, it should be attached to the system firmly. Do not warp or twist the module during assembly work.
2. Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
3. Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
4. Do not allow drops of water or chemicals to remain on the display surface. If you have the droplets for a long time, staining and discoloration may occur.
5. If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
6. The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane. Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
7. If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
8. Protect the module from static; it may cause damage to the CMOS ICs.
9. Use fingerstalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
10. Do not disassemble the module.
11. Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
12. Pins of I/F connector shall not be touched directly with bare hands.
13. Do not connect, disconnect the module in the "Power ON" condition.
14. Power supply should always be turned on/off by the item Power On Sequence & Power Off Sequence.

### 6.2 Storage and Transportation

1. Do not leave the panel in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35 °C and relative humidity of less than 70%.
2. Do not store the TFT-LCD module in direct sunlight.
3. The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
4. It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module. In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
5. This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.