

Ph. 480-503-4295 | NOPP@FocusLCD.com

TFT | CHARACTER | UWVD | FSC | SEGMENT | CUSTOM | REPLACEMENT

Graphic Display Module

Part Number

G12832A-UW-DW63


Overview

Custom UWVD LCD with FPC: 128x32 (30x11.5), Transmissive (negative), Bottom Viewing Angle (6:00), 1/33 Duty, 1/7 Bias, 3.3V LCD, 3.0V White LED Backlight, Operating Temp: -20C to +70C, Storage Temp: -30C to +80C, 105mm FPC, COG Controller: ST7539I



1. Features

Item	Contents	Unit
LCD type	VATN, Negative, Transmissive	
LCD duty	1/33	
LCD bias	1/7	
VDD	3.3	V
Vop	9.0	V
Viewing direction	6:00	o'clock
Module size (W×H×T)	30.0×11.5×3.5	mm
Viewing area	23.98x7.58	mm
Active area	22.38x5.58	mm
Number of dots(W×H)	128x32	dots
LCD type	COG	
IC	ST7539I	
Backlight type	LED/White/3.0V/15mA	






3. Electrical characteristics

ltem₽	Symbol₽	Min.₽	Type∢	Max.₽	Unitℯ	Humidity
Operating Voltage₄	$V_{DD^{\triangleleft \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \!$	-0.3₽	¢	3.6₽	Volt₽	47
Supply Voltage₽	VEE₽	-0.3₽	÷	13.5₽	Volt₽	42
Power Supply for LCD+	VLCD₽	-0.3₽	÷	13.5₽	Volt₽	42
Input Voltage₽	Vin∉	V _{SS} -0.34 ³	-4J	V _{DD} +0.3↔	Volt₽	₽.
Operating Temperature	Top₽	-20₽	-47	+70₽	Ç	42
Storage Temperature₽	Ţst₽	-30₽	-¢ ²	+80₽	Ç	42

ltem₽	Symbol₽	Condition	Min.₽	Typ.₽	Max.∉	Unit₽
Operating Voltage↔	V _{DD} √ ³	₽	-¢-	3.3₽	-4⁻	Volt₀
Input Valtage 3	V⊪⊷	H level	0.8V _{DD} ⇔	-47	V _{DD4} ³	Volt₀
Input Voltage₽	V _{IL}	L level₽	Vss₽	- 43	0.2V _{DD} ₽	Volt⊎
LCD Module Driving Voltage₽	VLCD₽	Ta=25℃+	8.843	9.0₽	9.2₽	Volt₽
Power Supply Current for LCM₽	lop₽	V _{DD} =3.0V∢	-\$	TBD₽	TBD₽	mA₽

4. LED backlight






5. Timing characteristics

4-Line Serial interface

ST7539 is active when CS0 is "L" and CS1 is "H", serial data (SDA) and serial clock (SCL) inputs are enabled. When CS0 and CS1 are "H", ST7539 is not active, and the internal 8-bit shift register and 3-bit counter are reset. Some specified information (status byte) can be read out in this mode. The DDRAM column address pointer will be increased by one automatically after writing each byte of DDRAM.

The display data/command indication is controlled by the register selection pin (A0). The signals transferred on data bus will be display data when A0 is high and will be instruction when A0 is low. Serial data (SDA) is latched at the rising edge of serial clock (SCL). After the 8th serial clock, the serial data will be processed as 8-bit parallel data. The DDRAM column address pointer will be increased by one automatically after each byte of DDRAM access.




I²C Interface

The I²C Interface is for bi-directional, two-line communication between different ICs or modules. The two lines are a Serial Data line (SDA) and a Serial Clock line (SCL). Both lines must be connected with a pull-up resistor which drives SDA and SCL to high when the bus is not busy. Data transfer can be initiated only when the bus is not busy.

BIT TRANSFER


One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse because changes of SDA line at this time will be interpreted as START or STOP. Bit transfer is illustrated in Fig 5.



START AND STOP CONDITIONS

Both SDA and SCL lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of SDA, while SCL is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of SDA while SCL is HIGH is defined as the STOP condition (P). The START and STOP conditions are illustrated in Fig 6.






SYSTEM CONFIGURATION


The system configuration is illustrated in Fig 7, and some word-definitions are explained below:

- Transmitter: the device which sends the data to the bus.
- Receiver: the device which receives the data from the bus.
- Master: the device which initiates a transfer, generates clock signals and terminates a transfer.
- Slave: the device which is addressed by a master.
- Multi-Master: more than one master can attempt to control the bus at the same time without corrupting the message.
- Arbitration: the procedure to ensure that, if more than one master tries to control the bus simultaneously, only one is allowed
 to do so and the message is not corrupted.
- Synchronization: procedure to synchronize the clock signals of two or more devices.



ACKNOWLEDGEMENT

Each byte of eight bits is followed by an acknowledge-bit. The acknowledge-bit is a HiGH signal put on SDA by the transmitter during the time when the master generates an extra acknowledge-related clock pulse. A slave receiver which is addressed must generate an acknowledge-bit after the reception of each byte. A master receiver must also generate an acknowledge-bit after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull-down the SDA line during the acknowledge-clock pulse, so that the SDA line is stable LOW during the HiGH period of the acknowledge-related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end-of-data to the slave transmitter by not generating an acknowledge-bit on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HiGH to enable the master to generate a STOP condition. Acknowledgement on the I²C Interface is illustrated in Fig 8.





I2C INTERFACE PROTOCOL

ST7539 supports command/data write to addressed slaves on the bus.

Before any data is transmitted on the I²C Interface, the device, which should respond, is addressed first. Four 6-bit slave addresses (011100, 011101, 011110 and 011111) and A0 (0111000 or 0111001) are reserved for ST7539. The bit 2 and bit 1 are slave address that set by connecting SA0 and SA1 to either logic 0 (VSS1) or logic 1 (VDD1). The I²C Interface protocol is illustrated in Fig 9.


The sequence is initiated with a START condition (S) from the I²C Interface master, which is followed by the slave address and A0. All slaves with the corresponding address acknowledge in parallel, all the others will ignore the I²C Interface transfer. After acknowledgement, one or more command or data words are followed and define the status of the addressed slaves.

The slave address and control byte is tagged with a cleared most significant bit. The state of the A0 bit defines whether the following data bytes are interpreted as commands or as RAM data. All addressed slaves on the bus also acknowledge the control and data bytes. After the last control byte either a series of display data bytes or command data bytes may follow (depending on the A0 bit setting).

If the A0 bit of the last control byte is set to logic 1, these data bytes (display data bytes) will be stored in the display RAM at the address specified by the internal data pointer. The data pointer is automatically updated and the data is directed to the intended ST7539 device.

If the A0 bit of the last control byte is set to logic 0, these data bytes (command data byte) will be decoded and the setting of ST7539 will be changed according to the received commands.

Only the addressed slave makes the acknowledgement after each byte. At the end of the transmission the bus master issues a STOP condition (P). If no acknowledge is generated by the master after a byte, the driver stops transferring data to the master.






6. Pin define

PIN	SYMBOL	FUNCTIONS
1	VG	LCD driving voltage for segments
2	XV0	LCD driving voltage for commons at positive frame
3	V0	LCD driving voltage for commons at negative frame
4	VSS	Ground
5	VDD	Power supply
6	BM2	BM2,BM0 IS "L", 4-line serial interface
7	BM0	BM2,BM0 IS "H", I2C serial interface
8	SDA	Serial data input
9	SCL	Serial clock input
10	A0	Select for command or data
11	RST	Reset input pin
12	CS0	Chip select pin and slave address pin(i2c)
13	BLA	Backlight power
14	BLK	Backlight ground



7. Block diagram





8. Instructions


	COMMAND TABLE										
INSTRUCTION	AO	R/W			С	OMMA	ND BYT	E			DESCRIPTION
INSTRUCTION		(RWR)	D7	D6	D5	D4	D3	D2	D1	D0	
Write Data	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data to DDRAM
Read Data	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from DDRAM Only for parallel interface and I ² C
Read Status Byte	0	1	ID0	MX	MY	WA	DE	0	0	0	Read status byte
(parallel interface)			0	POR	0	0	0	ID3	ID2	ID1	Only for parallel interface
Read Status Byte	0	0	1	1	1	1	1	1	1	0	Read status byte
(4-SPI)	0	1	ID0	MX	MY	WA	DE	0	0	0	Only for 4 line SPI
			0	POR	0	0	0	ID3	ID2	ID1	
Set Column Address LSB	0	0	0	0	0	0	CA3	CA2	CA1	CAO	Set column address of RAM
Set Column Address MSB	0	0	0	0	0	1	CA7	CA6	CA5	CA4	
Set Scroll Line	0	0	0	1	SL5	SL4	SL3	SL2	SL1	SL0	Specify line address for the 1 st display line of DDRAM (vertical scrolling)
Set Page Address	0	0	1	0	1	1	PA3	PA2	PA1	PA0	Set page address of RAM
Set Contrast	0	0	1	0	0	0	0	0	0	1	2-byte instruction. Set Vop
		_	EV7	EV6	EV5	EV4	EV3	EV2	EV1	EV0	voltage
Set Partial Screen Mode	0	0	1	0	0	0	0	1	0	PS	PS=1: Enable partial mode
Set RAM Address Control	0	0	1	0	0	0	1	AC2	AC1	ACO	Set column and page address behavior
Set Frame Rate	0	0	1	0	1	0	0	0	FR1	FR0	Set frame frequency
Set All Pixel ON	0	0	1	0	1	0	0	1	0	AP	Set all display segments on
Set Inverse Display	0	0	1	0	1	0	0	1	1	INV	Set inverse display
Set Display Enable	0	0	1	0	1	0	1	1	1	PD	PD=0: Chip is in power down mode
Scan Direction	0	0	1	1	0	0	0	MY	MX	0	Set COM and SEG scan direction
Software Reset	0	0	1	1	1	0	0	0	1	0	Set software reset
NOP	0	0	1	1	1	0	0	0	1	1	No operation
Set Bias	0	0	1	1	1	0	1	0	BR1	BR0	Set internal bias circuit
Set COM End	0	0	1	1	1	1	0	0	0	1	2-byte instruction. Set
Set COM End	٠				CEN5	CEN4	CEN3	CEN2	CEN1	CEN0	display duty
			1	1	1	1	0	0	1	0	Set partial start for partial
Partial Start Address	0	0			DST5	DST 4	DST3	DST 2	DST 1	DST 0	
D #15			1	1	1	1	0	0	1	1	Set partial end for partial
Partial End Address	0	0			DEN5	DEN4	DEN3	DEN2	DEN1	DEN0	display screen
Total Control			1	1	1	1	1	1	1	1	Set test command table
Test Control	0	0			-				H1	но	
				-							

Note: 1. Do not use instructions not listed in these tables (Command Table).

^{2. &}quot;--" = Disabled bit. It can be either logic 0 or 1.



9. Booster application



The referential external component values are listed below.

- 1. C1=0.1uF~2.2uF (Non-Polar/25V, default 1uF)
- C2=0.1uF~2.2uF (Non-Polar/6.3V, default N.C.)

10. Environmental absolute Maximum ratings

ITEM	SYMBOL	CONDITIONS	CRITERION
OPERATING TEMPERATURE	TOPR	-20°C ~+70°C	NO DEFECT IN DISPLAYING AND OPERATIONAL FUNCTION
STORAGE TEMPERATURE	TSTG	-30°C ∼+80°C	NO DEFECT IN DISPLAYING AND OPERATIONAL FUNCTION



11. Reliability

ITEM	CONDITIONS	CRITERION
OPERATING	HIGH TEMPERTURE +70°C 96HRS	NO DEFECT IN DISPLAYING AND
TEMPERATURE	LOW TEMPERTURE -20℃ 96HRS	OPERATIONAL FUNCTION
STORAGE	HIGH TEMPERTURE +80°C 96HRS	NO DEFECT IN DISPLAYING AND
TEMPERATURE	LOW TEMPERTURE - 30℃ 96HRS	OPERATIONAL FUNCTION
HUMIDITY	40°C 90%RH 96HRS	NO DEFECT IN DISPLAYING AND OPERATIONAL FUNCTION
VIBRATION	 Operating Time: thirty minutes exposure for each direction (X,Y,Z) Sweep Frequency: 10 ~ 55Hz (1 min) Amplitude: 1.5mm 	NO DEFECT IN DISPLAYING AND OPERATIONAL FUNCTION
THERMAL SHOCK -20°C (30mins) ←→+70°C (30mins) 10 cycles		NO DEFECT IN DISPLAYING AND OPERATIONAL FUNCTION

^{*}NOTE: TEST CONDITION

- (2) OPERATING STATE: SAMPLES SUBJECT TO THE TESTS SHALL BE IN "OPERATING" CONDITION



12. Inspection standard of LCM

Classify		Item	Note	AQL
Major	Display	Short or open circuit	1	0.65
	state	Contrast defect (dim, ghost)		
		LC leakage		
		Flickering		
		No display		
		Wrong viewing direction	2	
		Wrong Back-light	7	
	Non-display	Flat cable or pin reverse	9	
		Wrong or missing component	10	
Minor	Display	Background color deviation	2	1.5
	state	Black spot and dust	3	
		Line defect	4	
		Scratch		
		Rainbow	5	
		Pin hole	6	
	Polarizer	Bubble and foreign material	3	
		Scratch	4	
	PCB	Scratch	4	
	Soldering	Poor connection	8	
	Wire	Poor connection	9	
		<u> </u>		




No.	Item				Criterion		
1	Short or open circuit				Not allow		
	LC leakage						
	Flickering						
	No display						
	Wrong viewing direction						
	Wrong Back-light						
2	Contrast defect		Refe	er to	approval san	nple	
	Background color deviation						
3	Point defect, Black spot, dust (incl. Polarizer)	\ \times \	,		Point Size ∳≤0.10	Acceptable Qty.	
				-	.10<φ≤0.20 .20<φ≤0.25	2	
	$\phi = (X+Y)/2$			-	.25<φ≤0.25	1	
					φ>0.30	0	
						Unit: mm	
4	Line defect	_ ↓					
		<u> </u>			Line	Acceptable Qty.	
		←>	L		W 0.015≥W	Disregard	-
		L	3.0≥	:L	0.013≥W		\dashv
			2.0≥	L	0.05≥W	2	
			1.0≥	:L	0.1>W	1	
					0.05 <w< td=""><td>Applied as point defe</td><td>ct</td></w<>	Applied as point defe	ct
						Unit: mm	
5	Rainbow	Not more than tw	o colo	r ch	anges across t	the viewing area.	




No.	Item	Criterion			
6	Segment pattern W = Segment width φ = (X+Y)/2	$(1) \ Pin \ hole$ $\phi < 0.10 mm \ is \ acceptable.$ Y			
7	Back-light	The color of backlight should correspond its specification. Not allow flickering			
8	Soldering	(1) Not allow heavy dirty and solder ball on PCB. (The size of dirty refer to point and dust defect) (2) Over 50% of lead should be soldered on Land. Lead Land 50% lead			
9	Wire	(1) Copper wire should not be rusted (2) Not allow crack on copper wire connection. (3) Not allow reversing the position of the flat cable. (4) Not allow exposed copper wire inside the flat cable.			
10	PCB	Not allow screw rust or damage. Not allow missing or wrong putting of component.			











Epoxy frame 11 LCD Y Not enter into epoxy $Z \leq 2T$ frame ≤ Not enter into 1/2 1/8A $Z \leq 1/2T$ epoxy frame 2.1.4 including corner chip and side chip L Х Z >1/8A ≤1/6L ≤1/8A ≤1/3L ≤1/2T ≤1/4W ≤2/3L



		LCDS MADE SIMPLE
		2.2 Chip out
11		 Chip out is that crackles extend to inner edge . Crackles round epoxy frame will be rejected. Chip out on the terminal will be rejected: Z=T length >1mm or Z<t length="">2mm</t> The chip out at ITO will be rejected.
	LCD	2.3 Poor cutting
		X Y Z
		Any one out of the specification will be rejected.



13. Using LCD modules

(1) Mounting Method

The panel of the LCD Module consists of two thin glass plates with polarizer' which easily get damaged since the Module is fixed by utilizing fitting holes in the printed circuit board. Extreme care should be taken when handling the LCD Modules.

(2) Caution of LCD handling & cleaning

When cleaning the display surface, use soft cloth with solvent (recommended below) and wipe lightly.

- Isopropyl alcohol
- Ethyl alcohol
- Tricolor trifler thane

Do not wipe the display surface with dry or hard materials that will damage the polarizer surface. Do not use the following solvent:

- Water
- Kenton
- Aromatics

(3) Caution against static charge

The LCD Module use C-MOS LSI drivers, so we recommend that you connect any unused input terminal to VDD or VSS, do not input any signals before power is turned on. And ground your body, Work/assembly table. And assembly equipment to protect against static electricity.

- (4) Packaging
- Modules use LCD elements, and must be treated as such. Avoid intense shock and falls from a height.
- To prevent modules from degradation. Do not operate or store them exposed directly to sunshine or high temperature/humidity.
- (5) Caution for operation
- It is indispensable to drive LCD's within the specified voltage limit since the higher voltage than the limits shorten LCD life. An electrochemical reaction due to direct current causes LCD deterioration, Avoid the use of direct current drive.
- Response time will be extremely delayed at lower temperature than the operating temperature range and on the other hand at higher temperature LCD's show dark color in them. However those phenomena do not mean malfunction or out of order with LCD's, Which will come back in the specified operating temperature range.
- If the display area is pushed hard during operation, some font will be abnormally displayed but it resumes normal condition after turning off once.



- A slight dew depositing on terminals is a cause for electro-chemical reaction resulting in terminal open circuit.

Usage under the relative condition of 40 C, 50% RH or less is required.

(6) Storage

In the case of storing for a long period of time (for instance.) For years) for the purpose or replacement use, the following ways are recommended.

- Storage in a polyethylene bag with sealed so as not to enter fresh air outside in it, And with no desiccant.
- Placing in a dark place where neither exposure to direct sunlight nor light is. Keeping temperature in the specified storage temperature range.
- Storing with no touch on polarizer surface by the anything else. (It is recommended to store them as they have been contained in the inner container at the time of delivery)
 - (7) Safety
- It is recommendable to crash damaged or unnecessary LCD into pieces and wash off liquid crystal by using solvents such as acetone and ethanol.

Which should be burned up later.

-When any liquid crystal leaked out of a damaged glass cell comes in contact with your hands, please wash it off well with soap and water.