

Ph. 480-503-4295 | NOPP@FocusLCD.com

TFT | CHARACTER | UWVD | FSC | SEGMENT | CUSTOM | REPLACEMENT

Graphic Display Module

Part Number

G128ALGFGSW6WTC3XAM

Overview

128x128(71.3x75.41), FSTN, Gray background, White Edge lit, Bottom view, Wide temp, Transflective (positive), 3.0V LCD, 3.3V LED, Controller=ST7528 or equivalent, RoHS Compliant



1.Features

- 1. 128X128 dots
- 2. Built-in controller (ST7528i)


- 3. +3.0V power supply
 1/128 duty cycle;1/12bias
 5. BKL to be driven by A, K.

LCD type	ØFSTN positiv	e		□FSTN Negative	
	□STN Yellow (Green	DSTN	Gray	□STN-Blue
View direction	☑6 O'clock		□12 C)'clock	
Rear Polarizer	□Reflective		⊠Tran	sflective	□Transmissive
Backlight Type	LED Array	DEL		□Internal Power	□4.2V input
	☑LED Edge		-	☑External Power	Ø3.0 input
Backlight Color	⊠White	□Ambe	er	□Blue-Green	□Yellow-Green
Temperature Range	□Normal		□Wide	9	✓Super Wide
DC to DC circuit	⊠Build-in			□Not Build-in	
El Driver IC	□Build-in			☑Not Build-in	
Touch screen	□With			☐Without	
Font type	□English-Jap	□Englis	sh-Eur	□English-Russian	Øother
	anese	open			

2. MECHANICAL SPECIFICATIONS

Module size	71.3 mm(L) * 75.41mm(W) * 5.9(H)mm
Viewing area	65.5 mm(L) * 60.51 mm(W)
Dots size	0.42 mm(L) * 0.42 mm(W)
Dots pitch	0.44 mm(L) * 0.44 mm(W)
Weight	Approx.

3.Outline dimension





4.Absolute maximum ratings


Item	Symbol		Standard		Unit
Power voltage	Vdd-Vss	0.3	-	3.6	V
Input voltage	V _{IN}	VSS	-	VDD	v
Operating temperature range	T _{OP}	-20	-	+70	Ŷ
Storage temperature range	T _{ST}	-30	-	+80	C

5.Interface pin description Recommended Connector: FH19C-30S-0.5SH(99)

Pin no.	Symbol	External connection	Function
1~3	PS0~PS2	I	Microprocessor interface select input pin - PS[2:0]=001: 8080-series parallel MPU interface - PS[2:0]=011: 68000-series parallel MPU interface - PS[2:0]=000: 3-Line-SPI MPU interface - PS[2:0]=010: 4-Line-SPI MPU interface - PS[2:0]=100: IIC-SPI MPU interface
4	CSB		Chip select input pins
5	RST	I	Reset input pin
6	A0	I	Register select input pin
7	RW-WR	I	Read / Write execution control pin
8	E-RD		Read / Write execution control pin
9~16	DB0~DB7	I/O	8-bit bi-directional data bus that is connected to the standard 8-bit microprocessor data bus.
17	VDD	Power supply	Power supply for LCM (+3.0V)
18	VDD	Power supply	Power supply for LCM (+3.0V)
19	VSS	Power supply	
20	VSS	Power supply	
21	VOUT-OUT	supply	If the internal Vout voltage generator is used, the VOUT_IN & VOUT_OUT must be connected together. If an external supply is used, this pin must be left open.
22	VOUT-IN	supply	An external Vout supply voltage can be supplied using the VOUT_IN pad. In this case, VOUT_OUT has to be left open, and the internal voltage generator has to be programmed to zero.
23~27	V4~V0	I/O	LCD driver supply voltages
28	VR		V0 voltage adjustment pin
29	INTRS		Internal resistor select pin
30	NC		



6.Optical characteristics



STN type display module (Ta=25 $^{\circ}$ C, VDD=3.0V)

ltem		Symbol	Condition	Min.	Тур.	Max.	Unit
Viewing angle	LeftRight	θ	Ta=25 ℃	-	60	-	dog
(6 0'clock)	TopBottom	θ	1a=25 C	-	70	-	deg
Contrast ratio		CR		3	5	-	-
Boononco timo	Rise	tr	Ta=25 ℃	-	150	250	m 0
Response time	Tall	tr		-	200	300	ms

7.Electrical characteristics

DC characteristics


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage for LCD	VDD-V0	Ta =25℃	-	3.0	-	V
Input voltage	Vdd		-	3.0	-	
Supply current	DD	Ta=25℃, V _{DD} =3.0V	-	0.25	0.45	mA
Input leakage current	LKG		-	-	1.0	uA
"H" level input voltage	Vін		2.2	-	Vdd	
"L" level input voltage	VIL	Twice initial value or less	0	-	0.6	V
"H" level output voltage	Vон	LOH=-0.25mA	2.4	-	-	v
"L" level output voltage	Vol	LOH=1.6mA	-	-	0.4	

Backlight information

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply Current	LED	Ta =25℃, V=3.0V	75	-	90	mA
Supply voltage	Vf		3.0	-	3.3	V
Reverse voltage	VR	Ta=25℃,	-	5.0	-	v
Luminous Intensity	IV	ILED=80mA	-	-	-	Cd/m2
Peak wavelength	VIH		-	-	-	nm



8. TIMING CHARACTERISTICS SERIAL INTERFACE(IIC Interface)



(VDD=3.3V,Ta=-30~85℃)

				Ra	ting	
Item	Signal	Symbol	Condition	Min.	Max.	Units
SCL clock frequency	SCL	FSCLK		-	400	kHZ
SCL clock low period	SCL	TLOW		1.3	-	us
SCL clock high period	SCL	THIGH		0.6	-	us
Data set-up time	SI	TSU;Data		100	-	ns
Data hold time	SI	THD;Data		0	0.9	us
SCL,SDA rise time	SCL	TR		20+0.1Cb	300	ns
SCL,SDA fall time	SCL	TF		20+0.1Cb	300	ns
Capacitive load represented by each bus line		Cb		20	400	pF
Setup time for a repeated START condition	SI	TSU;SUA		0.6	20	us
Start condition hold time	SI	THD;STA		0.6	-	us
Setup time for STOP ondition		TSU;STO		0.6	-	us
Tolerable spike width on bus		TSW			50	ns
BUS free time between a STOP and StART condition	SCL	TBUF		1.3		us
	-			-	-	_

9. DESCRIPTION OF FUNCTIONS

> IIC Interface

The IIC interface receives and executes the commands sent via the IIC Interface. It also receives RAM data and sends it to the RAM.

The IIC Interface is for bi-directional, two-line communication between different ICs or modules. The two lines are a Serial Data line (SDA) and a Serial Clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

BIT TRANSFER

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse because changes in the data line at this time will be interpreted as a control signal. Bit transfer is illustrated in Figure 3.

START AND STOP CONDITIONS

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P). The START and STOP conditions are illustrated in



Figure 4. SYSTEM CONFIGURATION

The system configuration is illustrated in Figure 5.

• Transmitter: the device, which sends the data to the bus.

· Receiver: the device, which receives the data from the bus.

· Master: the device, which initiates a transfer, generates clock signals and terminates a transfer.

· Slave: the device addressed by a master.

• Multi-Master: more than one master can attempt to control the bus at the same time without corrupting the message.

• Arbitration: procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted.

• Synchronization: procedure to synchronize the clock signals of two or more devices.

ACKNOWLEDGE

Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. A master receiver must also generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end-of-data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition. Acknowledgement on the IIC Interface is illustrated in Figure 5.




Figure 4 Definition of START and STOP conditions




Figure 5 Acknowledgement on the 2-line Interface


IIC Interface protocol

The ST7528 supports command, data write addressed slaves on the bus. Before any data is transmitted on the IIC Interface, the device, which should respond, is addressed first. Four 7-bit slave addresses (0111100, 0111101, 0111110 and 0111111) are reserved for the ST7528. The least significant bit of the slave address is set by connecting the input SA0 and SA1 to either logic 0 (VSS) or logic 1 (VDD). The IIC Interface protocol is illustrated in Figure 6.



Note: ST7528 IIC interface can not use with other slaver IIC device

The sequence is initiated with a START condition (S) from the IIC Interface master, which is followed by the slave address. All slaves with the corresponding address acknowledge in parallel, all the others will ignore the IIC Interface transfer. After acknowledgement, one or more command words follow which define the status of the addressed slaves. A command word consists of a control byte, which defines Co and A0, plus a data byte. The last control byte is tagged with a cleared most significant bit (i.e. the continuation bit Co). After a control byte with a cleared Co bit, only data bytes will follow. The state of the A0 bit defines whether the data byte is interpreted as a command or as RAM data. All addressed slaves on the bus also acknowledge the control and data bytes. After the last control byte, depending on the A0 bit setting; either a series of display data bytes or command data bytes may follow. If the A0 bit is set to logic 1, these display bytes are stored in the display RAM at the address specified by the data pointer. The data pointer is automatically updated and the data is directed to the intended ST7528 device. If the A0 bit of the last control byte is set to logic 0, these command bytes will be decoded and the setting of the device will be changed according to the received commands. Only the addressed slave makes the acknowledgement after each byte. At the end of the transmission the IIC INTERFACE-bus master issues a STOP condition (P). If the R/W bit is set to logic 1 the chip will output data immediately after the slave address if the A0 bit, which was sent during the last write access, is set to logic 0. If no acknowledge is generated by the master after a byte, the driver stops transferring data to the master. Write mode:



Со	0	Last control byte to be sent. Only a stream of data bytes is allowed to follow. This stream may only be terminated by s STOP or RE-START condition.
00	1	Another control byte will follow the data byte unless a STOP or RE-START condition is received.

DISPLAY DATA RAM (DDRAM)

When Mode 0 is selected

The Display Data RAM stores pixel data for the LCD. It is 129-row (17 pages by 8 bits) by 132-column addressable array.

Each pixel can be selected when the page and column addresses are specified. The 129 rows are divided into 16 pages of 8 lines and the 17th page with a single line (DB0 only). Data is read from or written to the 8 lines of each page directly through DB0 to DB7. The display data of DB0 to DB7 from the microprocessor correspond to the LCD common lines. The microprocessor can read from and write to RAM through the I/O buffer. Since the LCD controller operates independently, data can be written into RAM at the same time as data is being displayed without causing the LCD flicker.

When Mode 1 is selected

The Display Data RAM stores pixel data for the LCD. It is 101-row (13 pages by 8 bits) by 160-column addressable array.

Each pixel can be selected when the page and column addresses are specified. The 101 rows are divided into 12 pages of 8 lines and the 13th page with 4 lines; the Page Address 16 (17th page) is for Icon page with a single line (DB0 only). Data is read from or written to the 8 lines of each page directly through DB0 to DB7. The display data of DB0 to DB7 from the microprocessor correspond to the LCD common lines. The microprocessor can read from and write to RAM through the I/O buffer. Since the LCD controller operates independently, data can be written into RAM at the same time as data is being displayed without causing the LCD flicker.

Page Address Circuit

In mode 0

It incorporates 4-bit Page Address register changed by only the "Set Page" instruction. Page Address 16 is a



special RAM area for the icons and display data DB0 is only valid. The page address is set from 0 to 15, and Page 16 is for Icon page.

In mode 1

It incorporates 4-bit Page Address register changed by only the "Set Page" instruction. Page Address 16 is a special RAM area for the icons and display data DB0 is only valid. The page address is set from 0 to 12, and Page 16 is for Icon page.

Line Address Circuit

In mode 0

This circuit assigns DDRAM a Line Address corresponding to the first line (COM0) of the display. Therefore, by setting Line Address repeatedly, it is possible to realize the screen scrolling and page switching without changing the contents of on-chip RAM. It incorporates 7-bit Line Address register changed by only the initial display line instruction and 7-bit counter circuit. At the beginning of each LCD frame, the contents of register are copied to the line counter which is increased by CL signal and generates the line address for transferring the 128-bit RAM data to the display data latch circuit. When icon is enabled by setting icon control register, display data of icons are not scrolled because the MPU can not access Line Address of icons. *In mode 1*

The 7-bit Line Address register is set from $0 \sim 99$, If the register is set from $100 \sim 127$, It will be no operation. The register value will be kept in last value.

Column Address Circuit

In Mode 0, 1

Column Address Circuit has a 10-bit preset counter that provides Column Address to the Display Data RAM. When set Column Address MSB / LSB instruction is issued, 8-bit [Y9:Y2] are set and lowest 2 bit, Y[1:0] is set to "00". Since this address is increased by 1 each a read or write data instruction, microprocessor can access the display data continuously. However, the counter is not increased and locked if a non-existing address above 9FH. It is unlocked if a column address is set again by set Column Address MSB / LSB instruction. And the column address counter is independent of page address register.

ADC select instruction makes it possible to invert the relationship between the Column Address and the segment outputs. It is necessary to rewrite the display data on built-in RAM after issuing ADC select instruction. Refer to the following Figure 9 and Figure 10.

SEG SEG SEG SEG SEG SEG SEG SEG SEG ... output 0 1 2 3 128 129 130 131 Column 00H 01H 02H ... 80H address 03H 81H 82H 83H [Y9:Y2] Internal column 00 01 02 03 05 08 09 0D 201 203 205 209 20A 20B 20C 04 06 07 0A DB 0C 0E OF 200 202 204 206 207 208 20D 20E 208 address [Y9:Y0] Display data 0 1 1 1 1 1 0 1 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 (ADC=0) LCD pane ... display Display data 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 1 1 0 1 1 1 1 1 1 (ADC=1) LCD panel display

(Note: in mode read or write in fourth, the column address will turn to next column address)

Mode-0 Display RAM Mapping diagram

Figure 9. The Relationship between the Column Address and the Segment Outputs



Pa D3	D2	D1	D0	10000															
-7		1	<u> </u>	D0				2.20		Т	11		П	T	T	Ť			001
				D1	13						8		H				35		011
				D2															021
0	0	0	0	D3					_		6 - 8	Page 0	H		-				031
	050	100		D4 D5	-					+	-	0.050.00	H	-	+	+		-	041
				D6				33	2		8 3		H		+				06
				D7							<u>i</u> i		H	1			01.		07
		S - 63	-	D0			2				Ĩ			1	1				081
				D1							8		\square						091
				D2					-	+			H	-	+	+		-	0A 0B
0	0	0	1	D3 D4		- 3	3	-			0 0	Page 1	H		+		275	-	0C
				D5						+			H	+	+	1			0D
				D6	1						6 - 8								0E
		2. 12		D7			-		- 1									 	0F.
				DO						-	-		H	-	+	-		_	10
				D1 D2			3		-		8-7		H		+	-	342		11
10	1200			D3	1	-			-	-	<u>-</u>	A200-33272	H	-	+	-		 -	13
0	0	1	0	D4			ŝ	30			8 3	Page 2	H		+				14
				D5															15
				D6					-		1		\square	1					16
		5 16		D7	1						8 3								17
				D0															
				D1															69
				D1 D2															69 6A
1	1	0	1	D1								Page 13							69 6A 6B
1	1	0	1	D1 D2 D3															69 6A 6B 6C 6D
1	1	0	1	D1 D2 D3 D4 D5 D6															69 6A 6B 6C 6D 6E
1	1	0	1	D1 D2 D3 D4 D5 D6 D7															69 6A 6B 6C 6D 6E 6F
1	1	0	1	D1 D2 D3 D4 D5 D6 D7 D0															69 6A 6B 6C 6D 6E 6F 70
1	1	0	1	D1 D2 D3 D4 D5 D6 D7 D0 D1 D2															69 6A 6B 6C 6D 6E 6F 70 71 71
				D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3								Page 13							69 6A 6B 6C 6D 6E 6F 70 71 71 72 73
1	1	0	1	D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4															69 6A 6B 6C 6D 6E 6F 70 71 71 72 73 73
				D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5								Page 13							69 6A 6B 6C 6D 6E 6F 70 71 71 72 73 73 74 75
				D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D4 D5 D6								Page 13							69 6A 6B 6C 6D 6E 6F 70 71 71 72 73 73 74 75 76
				D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5								Page 13							699 6A 6B 6C 6D 6E 6F 700 711 722 733 744 755 766 775 776
				D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D6 D7 D0 D1 D1 D1 D1 D1 D2 D3 D4 D1 D2 D3 D4 D1 D2 D3 D4 D5 D1 D2 D3 D4 D5 D1 D2 D3 D4 D5 D5 D6 D1 D1 D2 D5 D6 D1 D1 D2 D5 D6 D1 D1 D1 D5 D6 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1								Page 13							699 6A 6B 6C 6D 6E 6F 700 711 722 733 744 755 766 777 788 799
				D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D0 D1 D2 D0 D1 D2 D2 D3 D4 D4 D5 D4 D5 D3 D4 D5 D3 D4 D5 D6 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7								Page 13							699 6A 6B 6C 6D 6E 6F 700 711 722 733 749 755 766 777 778 779 778
				D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D2 D3 D4 D5 D4 D5 D5 D6 D7 D7 D1 D2 D3 D4 D5 D5 D6 D7 D7 D5 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7								Page 13							699 6A 6B 6C 6D 6E 6F 700 711 722 733 744 755 766 777 788 799 7A 788 799 7A
1	1	1	0	D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D7 D0 D1 D2 D3 D4 D5 D4 D5 D6 D6 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7								Page 13 Page 14							699 6A 6B 6C 6D 6E 6F 700 711 722 733 744 755 766 7777 788 799 7A 7B 7C
1	1	1	0	D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D2 D3 D4 D5 D4 D5 D5 D6 D7 D7 D1 D2 D3 D4 D5 D5 D6 D7 D7 D5 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7								Page 13 Page 14							699 6A 6B 6C 6D 6E 6F 700 711 722 733 744 755 766 777 788 799 7A 7B 7C 7D
1	1	1	0	D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D7 D0 D1 D2 D3 D4 D5 D6 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7								Page 13 Page 14							699 6A 6B 6C 6D 6E 6F 700 711 722 733 744 755 766 777 788 799 7A 7B 7C 7D 7E
1	1	1	0	D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D5 D6 D7 D7 D0 D1 D2 D3 D3 D4 D5 D5 D6 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7								Page 13 Page 14 Page 15							699 6A 6B 6C 6D 6E 6F 700 711 722 733 744 755 777 775 777 775 770 78 770 70 70 70 70 70 70 70 70 70 70 70 70
1	1	1	0	D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D6 D7 D5 D6 D7 D5 D6 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7								Page 13 Page 14					8		699 6A 6B 6C 6D 6E 6F 700 712 733 74 755 766 770 788 799 7A 7B 7C 7D 7E 7D 7E 75 800
1	1 1 ICC	1 1 DN	0	D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D5 D6 D7 D7 D0 D1 D2 D3 D3 D4 D5 D5 D6 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7								Page 13 Page 14 Page 15					8	83.00	699 6A 6B 6C 6D 6E 6F 700 712 733 74 755 766 770 788 799 7A 7B 7C 7D 7E 7D 7E 75 800
1 1	1	1 1 DN just	0	D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D5 D6 D7 D7 D0 D1 D2 D3 D3 D4 D5 D5 D6 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7							07 PC SEG7	Page 13 Page 14 Page 15					8	83 00 (SEG13)	

COM
COM0 COM1
COM2 COM3 COM4
COM5 COM6 COM7 COM8
COM8 COM9 COM10 COM11
COM12 COM13 COM14
COM15 COM16 COM17
COM18 COM19 COM20 COM21
COM22 COM22 COM23
11
COM104

Г	COM104
	COM105
	COM106
F	COM107
F	COM108
	COM109
F	COM110
	COM111
Г	COM112
	COM113
	COM114
Γ	COM115
	COM116
	COM117
Γ	COM118
	COM119
	COM120
	COM121
	COM122
Γ	COM123
	COM124
	COM125
	COM126
	COM127
8	
Г	COMS
<u> </u>	




SEG		SE	G	ž.	Π	SI	ĒG	Î		SE	G	į.	Î	SE	ĒG			Ť	S	EG			SI	ΞG			SI	EG			SE	G	
output		()			1	1			2	2			3		3			1	56			1	57			1	58			15	59	
Column address [Y9:Y2]		00)H			0	1H			02	2H	_		03	ЗH				9	СН			9[ЭН	-		91	ΞH			9F	Ή	
Internal column address [Y9:Y0]	00	01	02	03	04	05	06	07	08	09	0A	0В	oc	٥D	0E	OF		270	27	1 272	273	274	275	276	277	278	279	27A	27B	27C	27D	27E	27
Display data (ADC=0)	1	1	1	1	1	1	1	o	1	1	o	1	1	1	o	0		0	0	1	1	0	0	1	0	0	0	O	1	0	0	0	0
LCD panel display																		- 8												3			
	5		*	/			- -				<u> </u>				_		>	>	~	<	<	_	_								+	2	
Display data (ADC=1)	0	0	0	0	0	0	0	1	0	0	1	0	0	0	1	1		1	1	0	0	1	1	O	1	1	1	1	O	1	1	1	1
LCD panel display			S	2		G2		8		8						99		8															

Mode-1 Display RAM Mapping diagram



Line



LCD DISPLAY CIRCUITS

Page Address

FRC (Frame Rate Control) and PWM (Pulse Width Modulation) Function Circuit

The ST7528 incorporates an FRC function and a PWM function circuit to display a 16-level gray scale. The FRC function and PWM utilize liquid crystal characteristics whose transmittance is changed by an effective

COM

COM0

COM1

COM2

COM3

COM4

COM5

COM8

. .

. .

i i

! .

!



value of applied voltage. The ST7528 provides palette-registers to assign the desired gray level. These registers are set by the instructions and the RESETB. – Grav Scale Table of 4 FRC (Frame Rate Control)

4 FRC setting	(DB7 to DB0)
1st FR (FR1)	Set 1st Frame Pulse Width Modulation Instruction
1st FR (FR1)	Set 1st Frame Pulse Width Modulation Data
2nd FR (FR2)	Set 2nd Frame Pulse Width Modulation Instruction
2nd FR (FR2)	Set 2nd Frame Pulse Width Modulation Data
3rd FR (FR3)	Set 3rd Frame Pulse Width Modulation Instruction
3rd FR (FR3)	Set 3rd Frame Pulse Width Modulation Data
4th FR (FR4)	Set 4th Frame Pulse Width Modulation Instruction
4th FR (FR4)	Set 4th Frame Pulse Width Modulation Data

Gray Scale Table of 3 FRC (Frame Rate Control)

3 FRC setting	(DB7 to DB0)
1st FR (FR1)	Set 1st Frame Pulse Width Modulation Instruction
1st FR (FR1)	Set 1st Frame Pulse Width Modulation Data
2nd FR (FR2)	Set 2nd Frame Pulse Width Modulation Instruction
2nd FR (FR2)	Set 2nd Frame Pulse Width Modulation Data
3rd FR (FR3)	Set 3rd Frame Pulse Width Modulation Instruction
3rd FR (FR3)	Set 3rd Frame Pulse Width Modulation Data
4th FR (FR4)	No used
4th FR (FR4)	No used

Gray Scale Table of 45 PWM (Pulse Width Modulation)

Dec Hex		6-bits	PWM (on width)	Note
0	00	000000	0(0/45)	Brighter
1	01	000001	1/45	•
2	02	000010	2/45	
3	03	000011	3/45	
4	04	000100	4/45	
			(222)	
			012	
1	(272)	12111		
922	1111		1222	
42	2A	101010	42/45	
43	2B	101011	43/45	
44	2C	101100	44/45	*
45	2D	101101	1(45/45)	Darker
				This area is
61	3D	111101	0/45	selected to OFF
62	3E	111110	0/45	level (0/45 level)
63	3F	111111	0/45	



Dec	Hex	6-bits	PWM (on width)	Note
0	00	000000	0(0/60)	Brighter
1	01	000001	1/60	Ť
2	02	000010	2/60	
3	03	000011	3/60	
4	04	000100	4/60	
372	· · · · · · · · · · · · · · · · · · ·	94.1		· · · · · ·
	1999	1999	2203	
	1222	1922	2203	
2.12	2222	222	2225	
	12.12	1222		
56	39	111001	56/60	
57	3A	111010	57/60	
58	3B	111011	58/60	
59	3C	111100	59/60	+
60 39		111001	1 (60/60)	Darker
61	3D	111101	0/60	This area is
62	3E	111110	0/60	selected to OF
63	3F	111111	0/60	level (0/60 level

-Gray Scale Table of 60 PWM (Pulse Width Modulation)

Partial Display on LCD

The ST7528 realizes the Partial Display function on LCD with low-ratio driving for saving power consumption and showing the various display ratio. To show the various display ratio on LCD, LCD driving ratio and bias are programmable via the instruction. And, built-in power supply circuits are controlled by the instruction for adjusting the LCD driving voltages.

In mode 0 the partial display ratio could be set from 16 ~ 128.

In mode 1 could be set from $16 \sim 100$.

If the partial display region is out of the Max. Display range, it would be no operation.




Figure 13 Reference Example for Partial Display






Figure 14 Partial Display (Partial Display ratio=16,initial COM0=0)

POWER SUPPLY CIRCUITS

The Power Supply circuits generate the voltage levels necessary to drive liquid crystal driver circuits with low power consumption and the fewest components. There are voltage converter circuits, voltage regulator circuits, and voltage follower circuits. They are controlled by power control instruction. For details, refers to "Instruction Description". Table 4 shows the referenced combinations in using Power Supply circuits.

User setup	Power control (VC VR VF)	V/C circuits	V/R circuits	V/F circuits	VOUT_IN	V0	V1 to V4
Only the internal power supply circuits are used	111	ON	ON	ON	Internal	Without capacitor	With capacitor
Only the voltage regulator circuits and voltage follower circuits are used	011	OFF	ON	ON	External input	Without capacitor	With capacitor
Only the voltage follower circuits are used	0 0 1	OFF	OFF	ON	OPEN	External input	With capacitor
Only the external power supply circuits are used	000	OFF	OFF	OFF	OPEN	External input	External input

Table 4 Recommended Power Supply Combinations

Voltage Converter Circuits

These circuits boost up the electric potential between VDD2 and Vss to 3, 4, 5 or 6 times toward positive side and boosted voltage is outputted from VOUT pin. It is possible to select the lower boosting level in any boosting circuit by "Set DC-DC Step-up" instruction. When the higher level is selected by instruction, VOUT voltage is not valid.

Note: we would like to recommend to use the external VOUT when the panel is large than 1.8 inch Voltage Regulator Circuits

The function of the internal Voltage Regulator circuits is to determine liquid crystal operating voltage, V0, by adjusting resistors, Ra and Rb, within the range of |V0| < |VOUT|. Because VOUT is the operating voltage of operational-amplifier circuits shown in Figure 16, it is necessary to be applied internally or externally. For the Eq. 1, we determine V0 by Ra, Rb and VEV. The Ra and Rb are connected internally or externally by INTRS pin. And VEV called the voltage of electronic volume is determined by Eq. 2, where the parameter a is the value selected by instruction, "Set Reference Voltage Register", within the range 0 to 63. VREF voltage at Ta= 25°C is shown in Table 5.



V0 = (1 + ------) x VEV [V] ------ (Eq. 1)

Rh

VEV = (1 - -----) x VREF [V] ----- (Eq. 2)

210 Table 5 VREF Voltage at Ta = 25° C

REF	Temp. coefficient	VREF [V]
1	-0.125% / °C	2.1
0	External input	VEXT

In Case of Using Internal Resistors, Ra and Rb (INTRS = "H")

When INTRS pin is "H", resistor Ra is connected internally between VR pin and VSS, and Rb is connected between V0 and VR. We determine V0 by two instructions, "Regulator Resistor Select" and "Set Reference Voltage".

Table 6 Internal Rb / Ra Ratio depending on 3-bit Data (R2 R1 R0)

	3-bit data	3-bit data settings (R2 R1 R0)													
	000	001	010	011	100	101	110	111							
1 + (Rb / Ra)	2.3	3.0	3.7	4.4	5.1	5.8	6.5	7.2							

RESET CIRCUIT

Setting RESETB to "L" or Reset instruction can initialize internal function. When RESETB becomes "L", following procedure is occurred. Page address: 0 Column address: 0 Read-modify-write: OFF Display ON / OFF: OFF Initial display line: 0 (first) Initial COM0 register: 0 (COM0) Partial display ratio: 1/128 Reverse display ON / OFF: OFF (normal) N-line inversion register: 0 (disable) Entire Display ON/OFF: OFF ICON Control register ON/OFF: OFF (ICON disable) Power control register (VC, VR, VF) = (0, 0, 0)DC-DC converter circuit = (0, 0)Booster Efficiency BE = (1)Regulator resistor select register: (R2, R1, R0) = (0, 0, 0)Contrast Level: 32 LCD bias ratio: 1/12 COM Scan Direction: 0 ADC Select: 0 Oscillator: OFF Power Save Mode: Release Display Data Length register: 0 (for SPI mode) All Gray Level Set : OFF In Level0, 2, 4, 6, 8, 10, 12, 14, the Gray Level palette register (GA5, GA4, GA3, GA2, GA1, GA0) = (0,0,0,0,0) All Gray Level Set : OFF In Level 1, 3, 5, 7, 9, 11, 13, 15, the Gray Level palette register (GA5, GA4, GA3, GA2, GA1, GA0) = (1,1,1,1,1) FRC, PWM mode: 4FRC, 45PWM When RESET instruction is issued, following procedure is occurred. Page address: 0



Column address: 0 Read-modify-write: OFF Initial display line: 0 (First) Regulator resistor select register: (R2, R1, R0) = (0, 0, 0) Contrast Level: 32 Display Data Length register: 0 (for SPI mode) All Gray Level Set : OFF In Level 0, 2, 4, 6, 8, 10, 12, 14, the Gray Level palette register

In Level0, 2, 4, 6, 8, 10, 12, 14, the Gray Level palette register (GA5, GA4, GA3, GA2, GA1, GA0) = (0,0,0,0,0) All Gray Level Set : OFF

In Level1, 3, 5, 7, 9, 11, 13, 15, the Gray Level palette register (GA5, GA4, GA3, GA2, GA1, GA0) = (1,1,1,1,1) FRC, PWM mode: 4FRC, 45PWM

While RESETB is "L" or reset instruction is executed, no instruction except read status can be accepted. Reset status appears at DB4. After DB4 becomes "L", any instruction can be accepted. RESETB must be connected to the reset pin of the MPU, and initialize the MPU and this LSI at the same time. The initialization by RESETB is essential before used.



10. Table of LCM commands

Instruction	A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description
EXT=0 or 1											
	0	0	0	0	1	1	1	0	0	0	2-byte instruction to set
Mode Set	0	0	FR3	FR2	FR1	FR0	0	BE	x'	EXT	Mode and FR(Frame frequency control) BE(Booster efficiency control
EXT=0				1					1		
Read display data	1	1				Read	data				Read data into DDRAM
Write display data	1	0	2			Write	data				Write data into DDRAM
Read status	0	1	BUSY	ON	RES	MF2	MF1	MFO	DS1	DS0	Read the internal status
ICON control register ON/OFF	0	0	1	0	1	0	0	0	1	ICON	ICON=0: ICON disable(default) ICON=1: ICON enable & set the page address to 16
Set page address	0	0	1	0	1	1	P3	P2	P1	P0	Set page address
Set column address MSB	0	0	0	0	0	1	Y9	Y8	¥7	Y6	Set column address MSB
Set column address LSB	0	0	0	0	0	0	Y5	Y4	Y3	Y2	Set column address LSB
Set modify-read	0	0	1	1	1	0	0	0	0	0	Set modify-read mode
Reset modify-read	0	0	1	1	1	0	1	1	1	0	release modify-read mode
Display ON/OFF	0	0	1	0	1	0	1	1	1	D	D=0: Display OFF D=1: Display ON
Set initial display line register	0	0	0	1	0	0	0	0	x	x'	2-byte instruction to specify the initial display line to realize
Set initial display line register	0	0	x'	S6	S5	S4	S3	S2	S1	S0	vertical scrolling
Catinitial COMP analytics	0	0	0	1	0	0	0	1	x	×	2-byte instruction to specify the initial COM0 to realize
Set initial COM0 register	0	0	x	C6	C5	C4	C3	C2	C1	CO	window scrolling
	0	0	0	1	0	0	1 1	0	X,	×'	2-byte instruction to set partial
Select partial display line	0	0	D7	D6	D5	D4	D3	D2	D1	D0	display ratio
	0	0	0	1	0	0	1	1	X	×	2-byte instruction to set N-line
Set N-line inversion	0	0	x'	x'	x'	N4	N3	N2	N1	NO	inversion register
Release N-line inversion	0	0	1	1	1	0	0	1	0	0	Release N-line inversion mode
Reverse display ON/OFF	0	0	1	0	1	0	0	1	1	REV	REV=0: normal display REV=1: reverse display
Entire display ON/OFF	0	0	1	0	1	0	0	1	0	EON	EON=0: normal display EON=1: entire display ON



Instruction	A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	
Ext=0												
Power control	0	0	0	0	1	0	1	VC	VR	VF	Control power circuit operation	
Select DC-DC step-up	0	0	0	1	1	0	0	1	DC1	DC0	Select the step-up of internal voltage converter	
Select regulator register	0	0	0	0	1	0	0	R2	R1	RO	Select the internal resistance ratio of the regulator resistor	
Select electronic volumn	0	0	1	0	0	0	0	0	0	1	2-byte instruction to specify	
register	0	0	x	x'	EV5	EV4	EV3	EV2	EV1	EV0	the reference voltage	
Select LCD bias	0	0	0	1	0	1	0	B2	B1	BO	Select LCD bias	
C-1 Direc Deven Deven Marke	0	0	1	1	1	1	0	0	1	1	Bias Power save	
Set Bias Power Save Mode	0	0	0	0	0	0	0	0	0	0	Save the Bias current consumption	
Release Bias Power Save	0	0	1	1	1	1	0	0	1	1	Bias Power save release	
Mode	0	0	0	0	0	0	0	1	0	0	set the Bias power to normal	
SHL select	0	0	1	1	0	0	SHL	x	x	x	COM bi-directional selection SHL=0: normal direction SHL=1: reverse direction	
ADC select	o	o	1	0	1	0	0	0	0	ADC	SEG bi-direction selection ADC=0: normal direction ADC=1: reverse direction	
Oscillator on start	0	0	1	0	1	0	1	0	1	1	Start the built-in oscillator	
Set power save mode	0	0	1	0	1	0	1	0	0	Р	P=0: normal mode P=1: sleep mode	
Release power save mode	0	0	1	1	1	0	0	0	0	1	release power save mode	
Reset	0	0	1	1	1	0	0	0	1	0	initial the internal function	
Set data direction &	x'	X'	1	1	1	0	1	0	0	0	2-byte instruction to specify	
display data length(DDL)	x	X'	D7	D6	D5	D4	D3	D2	D1	D0	the number of data bytes. (SPI mode)	
Select FRC and PWM mode	o	o	1	0	0	1	0	FRC	PWM1	PWMO	FRC(1:3FRC, 0:4FRC) PWM1 PWM0 0 0 45PWM 0 1 45 PWM 1 0 60PWM 1 1	
NOP	0	0	1	1	1	0	0	0	1	1	No operation	
Test Instruction	0	0	1	1	1	1	x	×	x'	x'	Don't use this instruction	



Instruction	A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description					
EXT=1				8												
Set white mode and 1 st frame,	0	0	1	0	0	0	0	0	0	0	Set white mode and 1st frame					
set pulse width	0	0	X	X	GA05	GA04	GA03	GA02	GA01	GA00	Set white mode and 1st frame					
Set white mode and 2 rd frame,	0	0	1	0	0	0	0	0	0	1	Set white mode and 2nd					
set pulse width	0	0	X'	X	GA05	GA04	GA03	GA02	GA01	GA00	frame					
Set white mode and 3 rd frame,	0	0	1	0	0	0	0	0	1	0	Set white mode and 3rd					
set pulse width	0	0	X	×	GA05	GA04	GA03	GA02	GA01	GA00	frame					
Set white mode and 4 th frame,	0	0	1	0	0	0	0	0	1	1	Set white mode and 4th					
set pulse width	0	0	X	X	GA05	GA04	GA03	GA02	GA01	GA00	frame					
Set gray level 1 mode	0	0			84	4H~87H	H (4 b	ytes)			Set gray level1					
Set gray level 2 mode	0	0			88	3H~8B	H (4 b	ytes)			Set gray level2					
Set gray level 3 mode	0	0			80	Set gray level3										
Set gray level 4 mode	0	0	90H~93H (4bytes) Set gray leve													
Set gray level 5 mode	0	0			9	4H~97	H (4b)	ytes)			Set gray level5					
Set gray level 6 mode	0	0			98	3H~9BI	H (4 b	ytes)			Set gray level6					
Set gray level 7 mode	0	0			90	CH~9F	H (4 b	ytes)			Set gray level7					
Set gray level 8 mode	0	0			A)H~A3	H (4 b	ytes)			Set gray level8					
Set gray level 9 mode	0	0			A	1H~A7	H (4 b	ytes)			Set gray level9					
Set gray level 10 mode	0	0			A	3H~AB	H (4 b	oytes)			Set gray level10					
Set gray level 11mode	0	0			AC	CH~AF	H (4 b	oytes)			Set gray level11					
Set gray level 12 mode	0	0			B)H~B3	H (4 b	ytes)		2	Set gray level12					
Set gray level 13 mode	0	0			B4	1H~B7	H (4 b	ytes)			Set gray level13					
Set gray level 14 mode	0	0			B8	3H~BB	H (4 b	ytes)			Set gray level14					
Set Dark mode and 1st frame,	0	0	1	0	1	1	1	1	0	0	Set Dark mode and 1st					
set pulse width	0	0	X'	X	GAF5	GAF4	GAF3	GAF2	GAF1	GAF0	frame, set pulse width					
Set Dark mode and 2nd frame,	0	0	1	0	1	1	1	1	0	1	Set Dark mode and 2nd					
set pulse width	0	0	X,	X	GAF5	GAF4	GAF3	GAF2	GAF1	GAF0	frame, set pulse width					
Set Dark mode and 3rd frame,	0	0	1	0	1	1	1	ୀ	1	0	Set Dark mode and 3rd					
set pulse width	0	0	X,	X	GAF5	GAF4	GAF3	GAF2	GAF1	GAF0	frame, set pulse width					
Set Dark mode and 4th frame,	0	0	1	0	1	1	1	1	1	1	Set Dark mode and 4th					
set pulse width	0	0	X	X	GAF5	GAF4	GAF3	GAF2	GAF1	GAF0	frame, set pulse width					



Set Mode Register

2-byte instruction to set Mode (EXT) and FR (Frame frequency control), BE (Booster efficiency control). The 1st Instruction

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	1	1	0	0	0

The 2nd Instruction

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	FR3	FR2	FR1	FR0	0	BE	x'	EXT

Frame frequency

This command is used to set the frame frequency. This table is suitable for no partial display

FR3	FR2	FR1	FR0	FR frequency
0	0	0	0	77 Hz ±5%
0	0	0	1	51 Hz ±20%
0	0	1	0	55 Hz ±20%
0	0	1	1	58 Hz ±20%
0	1	0	0	63 Hz ±20%
0	1	0	1	67 Hz ±20%
0	1	1	0	68 Hz ±20%
0	1	1	1	70 Hz ±20%
1	0	0	0	73 Hz ±20%
1	0	0	1	75 Hz ±20%
1	0	1	0	80 Hz ±20%
1	0	1	1	85 Hz ±20%
1	1	0	0	91 Hz ±20%
1	1	0	1	102 Hz ±20%
1	1	1	0	113 Hz ±20%
1	1	1	1	123 Hz ±20%

Booster Efficiency

The ST7528 incorporates software configurable Booster Efficiency Command. It could be used with Voltage multiplier to get the suitable Vout and Power consumption. Default setting is Level 2

Flag	Description	
BE	0	Booster Efficiency Level 1
DL	1	Booster Efficiency Level 2

Mode Set

Flag	Description	
	Default	EXT=0
EXT	EXT=0	The Instruction of EXT=0 Mode is available
	EXT=1	The Instruction of EXT=1 Mode is available

Read Display Data

8-bit data from Display Data RAM specified by the column address and page address can be read by this instruction. As the column address is increased by 1 automatically after each this instruction, the microprocessor can continuously read data from the addressed page. A dummy read is required after loading an address into the column address register. Display Data cannot be read through the serial interface.

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	Read dat	а						

Write Display Data

8-bit data of Display Data from the microprocessor can be written to the RAM location specified by the column address and page address. The column address is increased by 1 automatically so that the microprocessor



can continuously write data to the addressed page. During auto-increment, the column address wraps to 0 after the last column is written.




Figure 18 Sequence for Writing Display Data (Left) and Sequence for Reading Display Data (Right) Read Status

Indicates the internal status of the ST7528

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BUSY	ON	RES	MF2	MF1	MF0	DS1	DS0

Flag	Description
BUSY	The device is busy when internal operation or reset. Any instruction is rejected until BUSY goes Low. 0: chip is active, 1: chip is being busy
ON	Indicates display ON / OFF status 0: display OFF, 1: display ON
RESET	Indicates the initialization is in progress by RESET signal.
	0: chip is active, 1: chip is being reset
MF	Manufacturer ID; suggest value: MF2 MF1 MF0 = [0 0 0] The value of MF2, MF1 and MF0
	will follow the hardware selection.
DS	Display size ID; suggest value: DS1 DS0 = [1 0] The value of DS1 and DS2 will follow the
	hardware selection.

Set Page Address

Sets the Page Address of display data RAM from the microprocessor into the page address register. Any RAM data bit can be accessed when its Page Address and column address are specified. Along with the column address, the Page Address defines the address of the display RAM to write or read display data. Changing the Page Address doesn't affect the display status. Set Page Address instruction can not be used to set the page address to "16". Use ICON control register ON/OFF instruction to set the page address to "16".

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	1	1	P3	P2	P1	P0



P3	P2	P1	P0	Page
0	0	0	0	0
0	0	0	1	1
:	:	:	:	:
1	1	1	0	14
1	1	1	1	15

Set Column Address

Sets the Column Address of display RAM from the microprocessor into the column address register. Along with the Column Address, the Column Address defines the address of the display RAM to write or read display data. When the microprocessor reads or writes display data to or from display RAM, Column Addresses are automatically increased.

Set Column Address MSB

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	Y9	Y8	Y7	Y6

Set Column Address LSB

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	Y5	Y4	Y3	Y2

Y9	Y8	Y7	Y6	Y5	Y4	Y3	Y2	Column address[Y9:Y2]
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	1
:	:	:	:	•	:	• •	:	:
0	1	1	1	1	1	1	0	126
0	1	1	1	1	1	1	1	127
:	:	:	:	:	:	:	:	:
1	0	0	1	1	1	1	0	158
1	0	0	1	1	1	1	1	159

Set Modify-Read

This instruction stops the automatic increment of the column address by the read display data instruction, but the column address is still increased by the write display data instruction. And it reduces the load of microprocessor when the data of a specific area is repeatedly changed during cursor blinking or others. This mode is canceled by the reset Modify-Read instruction.

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	1	1	0	0	0	0	0

Reset Modify-Read

This instruction cancels the Modify-Read mode, and makes the column address return to its initial value just before the set Modify-Read instruction is started.

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	1	1	0	1	1	1	0






Figure 19 Sequence for Cursor Display

Display ON / OFF

Turns the display ON or OFF.

This command has priority over Entire Display On/Off and Reverse Display On/Off. Commands are accepted while the display is off, but the visual state of the display does not change.

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	1	0	1	1	1	DON

DON = 1: display ON

DON = 0: display OFF

Set Initial Display Line Register

Sets the line address of display RAM to determine the initial display line using 2-byte instruction. The RAM display data is displayed at the top of row (COM0) of LCD panel.

The 1st Instruction

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	0	0	0	0	Х	Х

The 2nd Instruction

ſ	A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
	0	0	Х	S6	S5	S4	S3	S2	S1	S0

S 6	S5	S4	S3	S2	S1	S0	Line address
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1
0	0	0	0	0	1	0	2
0	0	0	0	0	1	1	3
:	:	:	:	:	:	:	:
1	1	0	0	1	0	0	125
							126
1	1	1	1	1	1	1	127






Figure 20 Sequence For Setting Initial Display Line

Set Initial COM0 Register

Sets the initial row (COM) of the LCD panel using the 2-byte instruction. By using this instruction, it is possible to realize the window moving without the change of display data.

The 1st	Instructio	n							
A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	0	0	0	1	х	х

The 2nd Instruction

	manucu								
A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	х	C6	C5	C4	C3	C2	C1	C0
C6	C5	C4	C3	C2	C1	C0	Initial Co	OM0	
0	0	0	0	0	0	0	COM0		
0	0	0	0	0	0	1	COM1		
0	0	0	0	0	1	0	COM2		
0	0	0	0	0	1	1	COM3		
:	:	:	:	:	:	:	:		
1	1	1	1	1	0	0	COM124		
1	1	1	1	1	0	1	COM125		
1	1	1	1	1	1	0	COM126		
1	1	1	1	1	1	1	COM127		




Figure 21 Sequence For Setting Initial COM

Select partial display line

Sets the ratio within range of 16 to 128 (ICON disabled) or 17 to 129 (ICON enabled) to realize partial display by using the 2-byte instruction.

The 1st Instruction

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	0	0	1	0	Х	Х



The 2nd Instruction

A0	R	W	DB7	D	B6	DB5	D	B4	DB3	DB2	DB1	DBO
0	()	D7	C	06	D5	E)4	D3	D2	D1	D0
D7	D6	D5	D4	D3	D2	D1	D0	1000	ected partial isplay line mode 0	Disp	ed partial lay line ode 1	
0	0	0	0	0	0	0	0			23		
:		0.12					1	N	o operation	No op	peration	
0	0	0	0	1	1	1	1	o 302*			000000000000	
0	0	0	1	0	0	0	0		1/16	1	/16	
0	0	0	1	0	0	0	1		1/17	1	/17	
:			4		:					-	:	
0	1	1	0	0	1	0	0		1/100	1/	100	
1	1	1	1		:		5	2	2	1/	100	
0	1	1	1	1	1	1	1		1/127	1/	100	
1	0	0	0	0	0	0	0		1/128	1/	100	
1	0	0	0	0	0	0	1					
12	- 32	ં હ	10	18		3	10	No	Operation	No O	peration	
1	1	1	1	1	1	1	1	1				



1st Instruction for Mode setting

2nd Instruction for Partial Display Duty setting

Setting Partial Display End

Figure 22 Sequence For Setting Partial Display Set N-line Inversion Register

Sets the inverted line number within range of 3 to 33 to improve the display quality by controlling the phase of the internal LCD AC signal (M) by using the 2-byte instruction. The DC-bias problem could be occurred if K is even number. So, we recommend customers to set K to be odd number. K : D/N

D : The number of display ratio (D is selectable by customers)

N : N for N-line inversion (N is selectable by customers).

The 1st Instruction

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	0	0	1	1	х	х

The 2st Instruction

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	х	х	х	N4	N3	N2	N1	N0

N4	N3	N2	N1	N0	Selected n-line inversion
0	0	0	0	0	0-line inversion (frame inversion)
0	0	0	0	1	3-line inversion
0	0	0	1	0	4-line inversion
0	0	0	1	1	5-line inversion
:	:	:			:
1	1	1	0	1	31-line inversion
1	1	1	1	0	32-line inversion
1	1	1	1	1	33-line inversion






Figure 23 Sequence For N-line Inversion

Release N-line Inversion

Returns to the frame inversion condition from the n-line inversion condition.

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	1	1	0	0	1	0	0

Reverse Display ON / OFF

Reverses the display status on LCD panel without rewriting the contents of the display data RAM.

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	1	0	0	1	1	REV

REV	White	Gray level 1	 Gray level 14	– Dark
0 (normal)	White ("0000")	Gray 1 ("0001")	 Gray 14 ("1110")	Dark ("1111")
1 (reverse)	Dark ("1111")	Gray 14 ("1110")	 Gray 1 ("0001")	White ("0000")

Entire Display ON / OFF

Forces the whole LCD points to be turned on regardless of the contents of the display data RAM. At this time, the contents of the display data RAM are held. This instruction has priority over the Reverse Display ON / OFF instruction.

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	1	0	0	1	0	EON

Entire	White	Gray level 1		Gray level 14	– Dark
0 (normal)	White ("0000")	Gray 1 ("0001")		Gray 14 ("1110")	Dark ("1111")
1 (Entire)	Dark ("1111")	Dark ("1111")	Dark ("1111")	Dark ("1111")	Dark ("1111")

Power Control

Selects one of eight power circuit functions by using 3-bit register. An external power supply and part of internal power supply functions can be used simultaneously.

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	0	1	VC	VR	VF

VC	VR	VF	Status of internal power supply circuits
0			Internal voltage converter circuit is OFF
1			Internal voltage converter circuit is ON
	0		Internal voltage regulator circuit is OFF
	1		Internal voltage regulator circuit is ON
		0	Internal voltage follower circuit is OFF
		1	Internal voltage follower circuit is ON



Set Bias Power Save Mode

Consist of 2-byte Instructions

The 1st Ins	struction
-------------	-----------

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	1	1	1	0	0	1	1

The 2nd Instruction

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	0

This command is for saving the IC current consumption by Bias Power Saving After this Instruction is set, Bias function is also working

Release Bias Power Save Mode

Consist of 2-byte Instructions

The 1st Instruction

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	1	1	1	0	0	1	1

The 2nd Instruction

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	0	0

This command is for release Bias Power Save

Select DC-DC Step-up

Selects one of 4 DC-DC step-up to reduce the power consumption by this instruction. It is very useful to realize the partial display function.

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	1	0	0	1	DC1	DC0

DC1	DC0	Selected DC-DC converter circuit
0	0	3 times boosting circuit
0	1	4 times boosting circuit
1	0	5 times boosting circuit
1	1	6 times boosting circuit

Select Regulator Resistor

Selects resistance ratio of the internal resistor used in the internal voltage regulator. See voltage regulator section in power supply circuit. Refer to the Table 6.

Section I	n power s	ирріу сігсі	lii. Reier i	to the Tab	ie 6.					
A0	RW	DB7	DB6	DB5	DB4	DB	3	DB2	DB1	DB0
0	0	0	0	1	0	0		R2	R1	R0
F	R2		R1		R0			1+ (Rb / F	Ra)	
	0				0			2.3		
	0		0		1			3.0		
	0		1	0 3.7						
	0		1		1			4.4		
	1		0		0		5.1			
	1		0		1			5.8		
	1		1		0			6.5		
	1		1		1			7.2		

Set Electronic Volume Register

Consist of 2-byte Instructions

The 1st instruction set Reference Voltage mode, the 2nd one updates the contents of reference voltage register. After second instruction, Reference Voltage mode is released.



The 1st Instruction: Set Reference Voltage Select Mode

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	0	0	0	0	0	1

The 2nd Instruction: Set Reference Voltage Register

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	Х	Х	EV5	EV4	EV3	EV2	EV1	EV0

EV5	EV4	EV3	EV2	EV1	EV0	Reference voltage parameter (a)
0	0	0	0	0	0	0
0	0	0	0	0	1	1
	:	:	:	•	:	:
:	:	:	:	:	:	:
1	1	1	1	1	0	62
1	1	1	1	1	1	63




Figure 24 Sequence For Setting the Electronic Volume

Select LCD Bias

Selects LCD bias ratio of the voltage required for driving the LCD.

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	0	1	0	B2	B1	B0

B2	B1	B0	LCD bias
0	0	0	1/5
0	0	1	1/6
0	1	0	1/7
0	1	1	1/8
1	0	0	1/9
1	0	1	1/10
1	1	0	1/11
1	1	1	1/12

SHL Select

COM output scanning direction is selected by this instruction which determines the LCD driver output status.

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	1	0	0	SHL	Х	Х	Х

In Mode 0

SHL = 0: normal direction (COM0 -> COM127) SHL = 1: reverse direction (COM127-> COM0)

In Mode 1

SHL = 0: normal direction (COM0 -> COM99)

SHL = 1: reverse direction (COM99 -> COM0)



ADC Select

Changes the relationship between RAM column address and segment driver. The direction of segment driver output pins could be reversed by software. This makes IC layout flexible in LCD module assembly.

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	1	0	0	0	0	ADC

In Mode 0

ADC = 0: normal direction (SEG0 -> SEG127) ADC = 1: reverse direction (SEG127 -> SEG0) In Mode 1

ADC = 0: normal direction (SEG0-> SEG159) ADC = 1: reverse direction (SEG159 -> SEG)

Oscillator ON Start

This instruction enables the built-in oscillator circuit.

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	1	0	1	0	1	1

Power Save

The ST7528 enters the Power Save status to reduce the power consumption to the static power consumption value and returns to the normal operation status by the following instructions.

Set Power Save Mode

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	1	0	1	0	0	Р

P = 0: normal mode

P = 1: sleep mode

Release Power Save Mode

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	1	1	0	0	0	0	1




Figure 25 Power Save Routine

Reset

This instruction Resets initial display line, column address, page address, and common output status select to their initial status, but dose not affect the contents of display data RAM. This instruction cannot initialize the LCD power supply, which is initialized by the RESETB pin.

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	1	1	0	0	0	1	0



Set Data Direction & Display Data Length (3-Line SPI Mode)

Consists of 2 bytes instruction.

This command is used in 3-Line SPI mode only (PS0 = "L" and PS1 = "L"). It will be two continuous commands, the first byte control the data direction(write mode only) and inform the LCD driver the second byte will be number of data bytes will be write. When A0 is not used, the Display Data Length instruction is used to indicate that a specified number of display data bytes are to be transmitted. The next byte after the display data string is handled as command data.

The 1st Instruction: Set Data Direction (Only Write Mode)

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Х	Х	1	1	1	0	1	0	0	0

The 2nd Instruction: Set Display Data Length (DDL) Register

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Х	Х	D7	D6	D5	D4	D3	D2	D1	D0

D7	D6	D5	D4	D3	D2	D1	D0	Display Data Length
0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	1	2
0	0	0	0	0	0	1	0	3
:	:	:	:	:	:	:	:	:
1	1	1	1	1	1	0	1	254
1	1	1	1	1	1	1	0	255
1	1	1	1	1	1	1	1	256

NOP

No operation

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	1	1	0	0	0	1	1

Test Instruction

This instruction is for testing IC. Please do not use it.

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	1	1	1	Х	Х	Х	Х

Set FRC & PWM mode

Selects 3/4 FRC and 45 / 60 PWM

FRC	PWM1	PWM0	Status of PWM & FRC
0			4FRC
1			3FRC
	0	0	45PWM
	0	1	45PWM
	1	0	60PWM
	1	1	

NOTE: the value of register could not set [PWM1:PWM0]=[1:1] Set Gray Scale Mode & Register

Consists of 2 bytes instruction. The first byte sets grayscale mode and the second byte updates the contents of gray scale register without issuing any other instruction.

- Set Gray Scale Mode

A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	GRAY3	GRAY2	GRAY1	GRAY0	FRAMX1	FRAMX0



GRAY3	GRAY2	GRAY1	GRAY0	FRAMX1	FRAMX0	Description
0	0	0	0	0	0	In case of setting whit mode and 1 st frame
0	0	0	0	0	1	In case of setting whit mode and 2 nd frame
0	0	0	0	1	0	In case of setting whit mode and 3 rd frame
0	0	0	0	1	1	In case of setting whit mode and 4 th frame
0	0	0	1	0	0	In case of setting GRAY LEVEL 1 mode and 1 st frame
0	0	0	1	0	1	In case of setting GRAY LEVEL 1 mode and 2 rd frame
0	0	0	1	1	0	In case of setting GRAY LEVEL 1 mode and 3 rd frame
3	a	3	5.5	8	020	4
1	1	1	0	0	1	In case of setting GRAY LEVEL 14 mode and 2 nd frame
1	1	1	0	1	0	In case of setting GRAY LEVEL 14 mode and 3 rd frame
1	1	1	0	1	1	In case of setting GRAY LEVEL 14 mode and 4 th frame
1	1	1	1	0	0	In case of setting dark mode and 1 st frame
1	1	1	1	0	1	In case of setting dark mode and 2 nd frame
1	1	1	1	1	0	In case of setting dark mode and 3rd frame
1	1	1	1	1	1	In case of setting dark mode and 4 th frame

Set Gray	Set Gray Scale Register												
A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0				
0	0	Х	Х	GAX5	GAX4	GAX3	GAX2	GAX1	GAX0				

GAX5	GAX4	GAX3	GAX2	GAX1	GAX0	Pulse width (45 PWM)	Pulse width (60 PWM)
0	0	0	0	0	0	0/45	0/60
0	0	0	0	0	1	1/45	1/60
0	0	0	0	1	0	2/45	2/60
0	0	0	0	1	1	3/45	3/60
0	0	0	1	0	0	4/45	4/60
020	19	59	10	0.1	85	85	6
1	0	1	0	1	1	43/45	43/60
1	0	1	1	0	0	44/45	44/60
1	0	1	1	0	1	45/45	45/60
1	0	1	1	1	0	0/45	46/60
1	0	1	1	1	1	0/45	47/60
			:		:	1	-
1	1	1	0	1	1	0/45	59/60
1	1	1	1	0	0	0/45	60/60
1	1	1	1	0	1	0/45	0/60
:			:				
1	1	1	1	1	1	0/45	0/60



COMMAND DESCRIPTION

Referential Instruction Setup Flow: Initializing with the built-in Power Supply Circuits




Figure 26 Initializing with the Built-in Power Supply Circuits



Referential Instruction Setup Flow: Initializing without the built-in Power Supply Circuits






Figure 27 Initializing without Built-in Power Supply Circuits



Referential Instruction Setup Flow: Data Displaying










11.QUALITY SPECIFICATIONS


11.1 Standard of the product appearance test

Manner of appearance test: The inspection should be performed in using 20W x 2 fluorescent lamps. Distance between LCM and fluorescent lamps should be 100 cm or more. Distance between LCM and inspector eyes should be 30 cm or more.

Viewing direction for inspection is 45° from vertical against LCM.



Definition of zone:



- A Zone: Active display area (minimum viewing area).
- B Zone: Non-active display area (outside viewing area).

11.2 Specification of quality assurance AQL inspection standard



Sampling method: MIL-STD-105E, Level II, single sampling

Defect classification (Note: * is not including)

Classify		Item	Note	AQL
Major	Display state	Short or open circuit	1	0.65
		LC leakage		
		Flickering		
		No display		
		Wrong viewing direction		
		Contrast defect (dim, ghost)	2	
		Back-light	1,8	
	Non-display	Flat cable or pin reverse	10	
		Wrong or missing component	11	
Minor	Display	Background color deviation	2	1.0
	state	Black spot and dust	3	
		Line defect, Scratch	4	
		Rainbow	5	
		Chip	6	
		Pin hole	7	
		Protruded	12	
	Polarizer	Bubble and foreign material	3	
	Soldering	Poor connection	9	
	Wire	Poor connection	10	
	ТАВ	Position, Bonding strength	13	



Note on defect classification

No.	Item	Criterion				
1	Short or open circuit	Not allow				
	LC leakage					
	Flickering					
	No display					
	Wrong viewing direction					
	Wrong Back-light					
2	Contrast defect		R	efer to appro	val sample	
	Background color deviation					
3	Point defect, Black spot, dust (including Polarizer) $\phi = (X+Y)/2$	$ \begin{array}{ c }\hline & & & \\ \hline \\ & & & \\ \hline & & & \\ \hline & & & \\ \hline \\ \hline$		Point Size $\phi \leq 0.10$ $0.10 < \phi \leq 0.2$ $0.20 < \phi \leq 0.2$ $0.25 < \phi \leq 0.3$ $\phi > 0.30$	5 2	
4	Line defect, Scratch	$ \underbrace{ \overbrace{\substack{ \longleftrightarrow \\ L}}^{\downarrow} W}_{\downarrow} W$	L 3.0≥ 2.0≥ 1.0≥	[≥] L 0.05≥W	Acceptal Disreg 2 2 1 Applied as p Unit: n	gard oint defect
5	Rainbow	Not more than two color changes across the viewing area.				



No	ltem	Criterion
6	Chip Remark: X: Length direction Y: Short direction	$\begin{array}{c c} X & Y \\ \hline X & Y \\ \hline Z \\ \hline \end{array} \\ \hline \end{array} \\ \hline t \\ t \\ \hline \end{array} \\ t \\ \hline \begin{array}{c} Acceptable \ criterion \\ \hline \hline X & Y \\ \hline \leqslant 2 \\ \hline 0.5mm \\ \hline \leqslant t/2 \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array}$
	Z: Thickness direction t: Glass thickness W: Terminal Width	$\begin{array}{c c} X & Y \\ \hline \\ \hline \\ \\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$
		$Y \xrightarrow{\qquad } X \xrightarrow{\qquad } X$ Acceptable criterion $X \xrightarrow{\qquad } Y \xrightarrow{\qquad } Z \xrightarrow{\qquad } S$ Acceptable criterion
		$W_{\underline{y}} \qquad $
		$\begin{array}{c c} & Y & \\ & X & Y & Z \\ \hline & X & Z \end{array} \end{array} \xrightarrow{Acceptable criterion} \\ \hline & X & Y & Z \\ \hline & \leq 5 & \leq 2 & \leq t/3 \end{array}$



No.	Item	Criterion				
7	Segment pattern W = Segment width $\phi = (X+Y)/2$	(1) Pin hole $\phi < 0.10$ mm is acceptable.				
		XPoint SizeAcceptable QtyY $\phi \leq 1/4W$ Disregard				
		$7 Y 1/4W < \phi \le 1/2W 1$				
		$\rightarrow / \qquad $				
		W / Unit: mm				
8	Back-light	(1) The color of backlight should correspond its specification.(2) Not allow flickering				
9	Soldering	 (2) Not allow hickening (1) Not allow heavy dirty and solder ball on PCB. (The size of dirty refer to point and dust defect) (2) Over 50% of lead should be soldered on Land. 				
10	Wire	 (1) Copper wire should not be rusted (2) Not allow crack on copper wire connection. (3) Not allow reversing the position of the flat cable. (4) Not allow exposed copper wire inside the flat cable. 				
11*	PCB	(1) Not allow screw rust or damage.(2) Not allow missing or wrong putting of component.				



No	ltem	Criterion
12	Protruded W: Terminal Width	$W_{\underline{V}}$ $W_{\underline{V}$ $W_{\underline{V}}$ $W_{\underline{V}}$ $W_{\underline{V}}$ $W_{\underline{V}}$ $W_{\underline{V}}$ $W_{\underline{V}}$ $W_{$
13	ТАВ	1. Position H H H H H H H H H H H H H H H H H H H
14	Total no. of acceptable Defect	 A. Zone Maximum 2 minor non-conformities per one unit. Defect distance: each point to be separated over 10mm B. Zone It is acceptable when it is no trouble for quality and assembly in customer's end product.



11.3 Reliability of LCM

Reliability test condition:

Item	Condition	Time (hrs)	Assessment
High temp. Storage	80°C	48	
High temp. Operating	70°C	48	No abnormalities
Low temp. Storage	-30°C	48	in functions
Low temp. Operating	-20°C	48	and appearance
Humidity	40°C/ 90%RH	48	
Temp. Cycle	0°C ← 25°C →50°C (30 min ← 5 min → 30min)	10cycles	

Recovery time should be 24 hours minimum. Moreover, functions, performance and appearance shall be free from remarkable deterioration within 50,000 hours under ordinary operating and storage conditions room temperature ($20\pm8^{\circ}C$), normal humidity (below 65% RH), and in the area not exposed to direct sun light.

11.4 Precaution for using LCD/LCM

LCD/LCM is assembled and adjusted with a high degree of precision. Do not attempt to make any alteration or modification. The followings should be noted.

General Precautions:

- 1. LCD panel is made of glass. Avoid excessive mechanical shock or applying strong pressure onto the surface of display area.
- 2. The polarizer used on the display surface is easily scratched and damaged. Extreme care should be taken when handling. To clean dust or dirt off the display surface, wipe gently with cotton, or other soft material soaked with isoproply alcohol, ethyl alcohol or trichlorotriflorothane, do not use water, ketone or aromatics and never scrub hard.
- 3. Do not tamper in any way with the tabs on the metal frame.
- 4. Do not make any modification on the PCB without consulting Focus LCDs
- 5. When mounting a LCM, make sure that the PCB is not under any stress such as bending

or twisting. Elastomer contacts are very delicate and missing pixels could result from

slight dislocation of any of the elements.

6. Avoid pressing on the metal bezel, otherwise the elastomer connector could be deformed

and lose contact, resulting in missing pixels and also cause rainbow on the display.

7. Be careful not to touch or swallow liquid crystal that might leak from a damaged cell. Any liquid crystal adheres to skin or clothes, wash it off immediately with soap and water.

Static Electricity Precautions:

- 1. CMOS-LSI is used for the module circuit; therefore operators should be grounded whenever he/she comes into contact with the module.
- 2. Do not touch any of the conductive parts such as the LSI pads; the copper leads on the PCB and



the interface terminals with any parts of the human body.

- 3. Do not touch the connection terminals of the display with bare hand; it will cause disconnection or defective insulation of terminals.
- 4. The modules should be kept in anti-static bags or other containers resistant to static for storage.
- 5. Only properly grounded soldering irons should be used.
- 6. If an electric screwdriver is used, it should be grounded and shielded to prevent sparks.
- 7. The normal static prevention measures should be observed for work clothes and working benches.
- 8. Since dry air is inductive to static, a relative humidity of 50-60% is recommended.

Soldering Precautions:

- 1. Soldering should be performed only on the I/O terminals.
- 2. Use soldering irons with proper grounding and no leakage.
- 3. Soldering temperature: 280°C+10°C
- 4. Soldering time: 3 to 4 second.
- 5. Use eutectic solder with resin flux filling.
- 6. If flux is used, the LCD surface should be protected to avoid spattering flux.
- 7. Flux residue should be removed.

Operation Precautions:

- 1. The viewing angle can be adjusted by varying the LCD driving voltage Vo.
- 2. Since applied DC voltage causes electro-chemical reactions, which deteriorate the display, the applied pulse waveform should be a symmetric waveform such that no DC component remains. Be sure to use the specified operating voltage.
- 3. Driving voltage should be kept within specified range; excess voltage will shorten display life.
- 4. Response time increases with decrease in temperature.
- 5. Display color may be affected at temperatures above its operational range.
- 6. Keep the temperature within the specified range usage and storage. Excessive temperature and humidity could cause polarization degradation, polarizer peel-off or generate bubbles.
- 7. For long-term storage over 40°C is required, the relative humidity should be kept below 60%, and avoid direct sunlight.