



**FOCUS LCDs**  
LCDs MADE SIMPLE®

Ph. 480-503-4295 | [LCD@FocusLCDs.com](mailto:LCD@FocusLCDs.com)

TFT | OLED | CHARACTER | GRAPHIC | UWVD | SEGMENT | CUSTOM

## Graphic OLED Module

Part Number

*012864A-GLB-YW3*

### Overview:

- 128x64 Graphic OLED
- Blue Pixel Color
- 26.70x19.26mm Module
- 6800/8080 Parallel,  
3/4-Wire SPI, I2C Interfaces
- Anti-glare Polarizer
- Wide Temp Range
- 2.8V
- LCD IC: SSD1306
- RoHS Compliant

## Graphic OLED LCD Features

Resolution: 128x64 Dots

Interface(s): 6800/8080 Parallel, 3/4-Wire SPI, I2C


RoHS Compliant

General Information Items	Specification	Unit	Note
	Main Panel		
Viewing Area (VA)	23.74 (H) x 12.86 (V)	mm	--
Pixel Color	Blue	--	--
Viewing Angle	All	degrees	--
Polarizer	Anti-glare	--	--
Controller IC	SSD1306	--	--
Operating Temperature	-40 to +70	°C	--
Storage Temperature	-40 to +85	°C	--
Voltage	2.8	V	--
Resolution	128x64	--	--

## Mechanical Information

Item		Min.	Typ.	Max.	Unit	Note
Module Size	Horizontal (H)	--	26.70	--	mm	--
	Vertical (V)	--	19.26	--	mm	--
	Depth (D)	--	1.41	--	mm	--
Weight		--	1.5	--	g	Approximate

# 1. Outline Dimensions



## 2. Input Terminal Pin Assignment

NO.	Symbol	Description	I/O																								
1	NC(GND)	Reserved pin. It should be connected to VSS.	--																								
2	C2P	C1P/C1N - Pin for charge pump capacitor. C2P/C2N - Pin for charge pump capacitor. Connect to each other with a capacitor. They must be floated when the charge pump not use.	I																								
3	C2N																										
4	C1P																										
5	C1N																										
6	VBAT	Power supply for charge pump regulator circuit. It must be connected to external source when charge pump is used. It must be float when charge pump is not used.	P																								
7	NC	No connection.	--																								
8	VSS	Ground pin. It must be connected to external ground.	P																								
9	VDD	Power supply pin for core logic operation.	P																								
10	BS0	MCU bus interface pin selection <table border="1" data-bbox="466 853 1342 1043"> <thead> <tr> <th>BS0</th> <th>BS1</th> <th>BS2</th> <th>MPU Interface Mode</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>4-wire serial interface</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>6800-parallel interface (8 bit)</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>I2C interface</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>8080-parallel interface (8 bit)</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>3-wire serial interface</td> </tr> </tbody> </table>	BS0	BS1	BS2	MPU Interface Mode	0	0	0	4-wire serial interface	0	0	1	6800-parallel interface (8 bit)	0	1	0	I2C interface	0	1	1	8080-parallel interface (8 bit)	1	0	0	3-wire serial interface	I
BS0	BS1	BS2	MPU Interface Mode																								
0	0	0	4-wire serial interface																								
0	0	1	6800-parallel interface (8 bit)																								
0	1	0	I2C interface																								
0	1	1	8080-parallel interface (8 bit)																								
1	0	0	3-wire serial interface																								
11	BS1																										
12	BS2																										
13	CS#	Chip select input pin. Active "L".																									
14	RES#	Hardware reset input pin. Active "L".																									
15	D/C#	This is Data/Command control pin. When the pin is pulled HIGH, the data at D[7:0] is data. When the pin is pulled LOW, the data at D[7:0] is command. In I2C mode, this pin acts as SA0 for slave address section. When 3-wire serial interface is selected, this pin must be connected to VSS.	I																								
16	R/W#	This is Read/Write control input pin. 8080: data write enable; 6800: read/write select pin. When serial or I2C interface is selected, this pin must be connected to VSS.	I																								
17	E/RD#	This is Read/write control input pin. 8080: data read enable; 6800: read/write enable pin. When serial or I2C interface is selected, this pin must be connected to VSS.	I																								
18-25	D0~D7	These are 8-bit bi-directional data bus to be connected to microprocessor's data bus. When serial interface mode is selected, D2 should be kept NC, D1 will be the serial data input: SDIN, D0 will be the serial clock input: SCLK. When I2C mode is selected, D2, D1 should be tied together and serve as SDA and D0 is the serial clock input: SCL.	I/O																								
26	IREF	Current reference for brightness adjustment. This is segment output current reference pin. A resistor should be connected between this pin and VSS. Set the current at 12.5 uA maximum.	I																								
27	VCOMH	COM signal deselected voltage level. A capacitor should be connected between this pin and VSS.	O																								
28	VCC	Power supply for OLED driving voltage. A capacitor should be connected between this pin and VSS, when charge pump is used. It must be connected to external source when charge pump is not used.	P																								
29	VLSS	This is an analog ground pin. It should be connected to VSS externally.	P																								
30	NC(GND)	Reserved pin. It should be connected to VSS.	--																								

I: Input, O: Output, P: Power

### 3. OLED Optical Characteristics

Parameter	Min	Typ.	Max	Units	Comments
Normal Mode Current (IBAT) (Charge Pump)	--	26	32	mA	All pixels on (1)
	--	9	15	mA	20% Pixels on (1)
Standby Mode Current (IBAT) (Charge Pump)	--	4.5	5	mA	Standby mode 10% pixels on (2)
IDD Sleep Mode Current	--	--	10	μA	Sleep mode current (3)
IBAT Sleep Mode Current (Charge Pump)	--	-	10	μA	Sleep mode current (3)
Normal Luminance (Charge Pump)	80	105	--	cd/m <sup>2</sup>	Display average
Standby Luminance (Charge Pump)	90	--	--	cd/m <sup>2</sup>	Display average
CIE <sub>x</sub> (White)	0.10	0.14	0.18	--	x,y (CIE 1931)
CIE <sub>y</sub> (White)	0.20	0.24	0.28	--	
Dark Room Contrast	2000:1	--	--	--	--
Viewing Angle	160	--	--	degrees	--
Response Time	--	10	--	μs	--

(1) Normal mode condition:

(charge pump) VBAT = 3.6V; Contrast setting: 0x66, Frame rate: 105Hz, Duty setting: 1/64.

(2) Standby mode condition:

(charge pump) VBAT = 3.6V; Contrast setting: 0x00, Frame rate: 105Hz, Duty setting: 1/64.

(3) Sleep mode condition:

When send 0xae command OLED display off and memory data will be maintained.

(4) Wake up condition:

When send 0xaf command OLED will be turned on.

### 4. Electrical Characteristics

#### 4.1 DC Electrical Characteristics

Characteristics	Symbol	Condition	Min	Typ.	Max	Unit
Logic Supply Voltage	VDD	Ta=25°C	1.65	--	3.3	V
Charge Pump Regulator Supply Voltage	VBAT	Ta=25°C	3.5	--	4.2	V
Operating Voltage (For Panel) (Charge Pump)	VCC	Ta=25°C	7.0	7.5	--	V
Input Voltage	H Level	V <sub>IH</sub>	--	0.8*VDD	--	V
	L Level	V <sub>IL</sub>	--	--	0.2*VDD	V
Output Voltage	H Level	V <sub>OH</sub>	I <sub>OUT</sub> = 100μA 3.3MHz	0.9*VDD	--	V
	L Level	V <sub>OL</sub>	I <sub>OUT</sub> = 100μA 3.3MHz	--	---	0.1*VDD V


## 5. Module Function

### 5.1 Timing Characteristics

6800-Series MCU Parallel Interface Timing Characteristics

(VDD - VSS = 1.65V to 3.3V, Ta = 25°C)

Parameter	Symbol	Min	Typ	Max	Units
Clock Cycle Time	$t_{\text{cycle}}$	300	--	--	ns
Address Setup Time	$t_{\text{AS}}$	0	--	--	ns
Address Hold Time	$t_{\text{AH}}$	0	--	--	ns
Write Data Setup Time	$t_{\text{DSW}}$	40	--	--	ns
Write Data Hold Time	$t_{\text{DHW}}$	7	--	--	ns
Read Data Hold Time	$t_{\text{DHR}}$	20	--	--	ns
Output Disable Time	$t_{\text{OH}}$	--	--	70	ns
Access Time	$t_{\text{ACC}}$	--	--	140	ns
Chip Select Low Pulse Width (read)	$PW_{\text{CSL}}$	120	--	--	ns
Chip Select Low Pulse Width (write)		60	--	--	ns
Chip Select High Pulse Width (read)	$PW_{\text{CSH}}$	60	--	--	ns
Chip Select High Pulse Width (write)		60	--	--	ns
Rise Time	$t_{\text{R}}$	--	--	40	ns
Fall Time	$t_{\text{F}}$	--	--	40	ns




## 8080-Series MCU Parallel Interface Timing Characteristics


(VDD - VSS = 1.65V to 3.3V, Ta = 25°C)

Parameter	Symbol	Min	Typ	Max	Units
Clock Cycle Time	$t_{cycle}$	300	--	--	ns
Address Setup Time	$t_{AS}$	10	--	--	ns
Address Hold Time	$t_{AH}$	0	--	--	ns
Write Data Setup Time	$t_{DSW}$	40	--	--	ns
Write Data Hold Time	$t_{DHW}$	7	--	--	ns
Read Data Hold Time	$t_{DHR}$	20	--	--	ns
Output Disable Time	$t_{OH}$	--	--	70	ns
Access Time	$t_{ACC}$	--	--	140	ns
Chip Select Low Pulse Width (read)	$t_{PWLR}$	120	--	--	ns
Chip Select Low Pulse Width (write)	$t_{PWLW}$	60	--	--	ns
Chip Select High Pulse Width (read)	$t_{PWHR}$	60	--	--	ns
Chip Select High Pulse Width (write)	$t_{PWHW}$	60	--	--	ns
Rise Time	$t_R$	--	--	40	ns
Fall Time	$t_F$	--	--	40	ns
Chip Select Setup Time	$t_{CS}$	0	--	--	ns
Chip Select Hold Time to Read Signal	$t_{CSH}$	0	--	--	ns
Chip Select Hold Time	$t_{CSF}$	20	--	--	ns

Write Cycle





Read cycle



### 4-wire Serial Interface Timing Characteristics

(VDD - VSS = 1.65V to 3.3V, Ta = 25°C)


Parameter	Symbol	Min	Typ	Max	Units
Clock Cycle Time	$t_{cycle}$	100	--	--	ns
Address Setup Time	$t_{AS}$	15	--	--	ns
Address Hold Time	$t_{AH}$	15	--	--	ns
Chip Select Setup Time	$t_{CSS}$	20	--	--	ns
Chip Select Hold Time	$t_{CSH}$	10	--	--	ns
Write Data Setup Time	$t_{DSW}$	15	--	--	ns
Write Data Hold Time	$t_{DHW}$	15	--	--	ns
Clock Low Time	$t_{CLKL}$	20	--	--	ns
Clock High Time	$t_{CLKH}$	20	--	--	ns
Rise Time	$t_R$	--	--	40	ns
Fall Time	$t_F$	--	--	40	ns



### 3-wire Serial Interface Timing Characteristics

(VDD - VSS = 1.65V to 3.3V, Ta = 25°C)


Parameter	Symbol	Min	Typ	Max	Units
Clock Cycle Time	$t_{\text{cycle}}$	100	--	--	ns
Chip Select Setup Time	$t_{\text{CSS}}$	20	--	--	ns
Chip Select Hold Time	$t_{\text{CSH}}$	10	--	--	ns
Write Data Setup Time	$t_{\text{DSW}}$	15	--	--	ns
Write Data Hold Time	$t_{\text{DHW}}$	15	--	--	ns
Clock Low Time	$t_{\text{CLKL}}$	20	--	--	ns
Clock High Time	$t_{\text{CLKH}}$	20	--	--	ns
Rise Time	$t_{\text{R}}$	--	--	40	ns
Fall Time	$t_{\text{F}}$	--	--	40	ns



## I2C interface Timing Characteristics

(VDD - VSS = 1.65V to 3.3V, Ta = 25°C)

Parameter	Symbol	Min	Typ	Max	Units
Clock Cycle Time	$t_{\text{cycle}}$	2.5	--	--	$\mu\text{s}$
Start Condition Hold Time	$t_{\text{HSTART}}$	0.6	--	--	$\mu\text{s}$
Data Hold Time (for "SDAOUT" pin)	$t_{\text{DH}}$	0	--	--	ns
Data Hold Time (for "SDAIN" pin)		300	--	--	ns
Data Setup Time	$t_{\text{SD}}$	100	--	--	ns
Start Condition Setup Time (Only relevant for a repeated start condition)	$t_{\text{SSTART}}$	0.6	--	--	$\mu\text{s}$
Stop Condition Setup Time	$t_{\text{SSTOP}}$	0.6	--	--	$\mu\text{s}$
Rise Time	$t_{\text{R}}$	--	--	40	ns
Fall Time	$t_{\text{F}}$	--	--	40	ns
Idle Time Before A New Transmission Can Start	$t_{\text{IDLE}}$	1.3	--	--	$\mu\text{s}$



## 5.2 LCM Application

Please see information on page 55 of the data sheet for OLED controller SSD1306. The data sheet can be found here: <https://focuslcds.com/wp-content/uploads/Drivers/SSD1306.pdf>

### 5.3 Command Table

1. Fundamental Command Table											
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0 0	81 A[7:0]	1 A <sub>7</sub>	0 A <sub>6</sub>	0 A <sub>5</sub>	0 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	0 A <sub>1</sub>	1 A <sub>0</sub>	Set Contrast Control	Double byte command to select 1 out of 256 contrast steps. Contrast increases as the value increases. (RESET = 7Fh)
0	A4/A5	1	0	1	0	0	1	0	X <sub>0</sub>	Entire Display ON	A4h, X <sub>0</sub> =0b: Resume to RAM content display (RESET) Output follows RAM content A5h, X <sub>0</sub> =1b: Entire display ON Output ignores RAM content
0	A6/A7	1	0	1	0	0	1	1	X <sub>0</sub>	Set Normal/Inverse Display	A6h, X <sub>0</sub> =0b: Normal display (RESET) 0 in RAM: OFF in display panel 1 in RAM: ON in display panel A7h, X <sub>0</sub> =1b: Inverse display 0 in RAM: ON in display panel 1 in RAM: OFF in display panel
0	AE AF	1	0	1	0	1	1	1	X <sub>0</sub>	Set Display ON/OFF	AEh, X <sub>0</sub> =0b: Display OFF (sleep mode) (RESET) AFh X <sub>0</sub> =1b: Display ON in normal mode

2. Scrolling Command Table																																					
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description																										
0	26/27	0	0	1	0	0	1	1	X <sub>0</sub>	Continuous	26h, X <sub>0</sub> =0, Right Horizontal Scroll																										
0	A[7:0]	0	0	0	0	0	0	0	0	Horizontal	27h, X <sub>0</sub> =1, Left Horizontal Scroll																										
0	B[2:0]	*	*	*	*	*	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	Scroll Setup	(Horizontal scroll by 1 column)																										
0	C[2:0]	*	*	*	*	*	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>																												
0	D[2:0]	*	*	*	*	*	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		A[7:0] : Dummy byte (Set as 00h)																										
0	E[7:0]	0	0	0	0	0	0	0	0																												
0	F[7:0]	1	1	1	1	1	1	1	1																												
											B[2:0] : Define start page address <table border="1"> <tr> <td>000b – PAGE0</td> <td>011b – PAGE3</td> <td>110b – PAGE6</td> </tr> <tr> <td>001b – PAGE1</td> <td>100b – PAGE4</td> <td>111b – PAGE7</td> </tr> <tr> <td>010b – PAGE2</td> <td>101b – PAGE5</td> <td></td> </tr> </table> C[2:0] : Set time interval between each scroll step in terms of frame frequency <table border="1"> <tr> <td>000b – 5 frames</td> <td>100b – 3 frames</td> </tr> <tr> <td>001b – 64 frames</td> <td>101b – 4 frames</td> </tr> <tr> <td>010b – 128 frames</td> <td>110b – 25 frame</td> </tr> <tr> <td>011b – 256 frames</td> <td>111b – 2 frame</td> </tr> </table> D[2:0] : Define end page address <table border="1"> <tr> <td>000b – PAGE0</td> <td>011b – PAGE3</td> <td>110b – PAGE6</td> </tr> <tr> <td>001b – PAGE1</td> <td>100b – PAGE4</td> <td>111b – PAGE7</td> </tr> <tr> <td>010b – PAGE2</td> <td>101b – PAGE5</td> <td></td> </tr> </table> The value of D[2:0] must be larger or equal to B[2:0]	000b – PAGE0	011b – PAGE3	110b – PAGE6	001b – PAGE1	100b – PAGE4	111b – PAGE7	010b – PAGE2	101b – PAGE5		000b – 5 frames	100b – 3 frames	001b – 64 frames	101b – 4 frames	010b – 128 frames	110b – 25 frame	011b – 256 frames	111b – 2 frame	000b – PAGE0	011b – PAGE3	110b – PAGE6	001b – PAGE1	100b – PAGE4	111b – PAGE7	010b – PAGE2	101b – PAGE5	
000b – PAGE0	011b – PAGE3	110b – PAGE6																																			
001b – PAGE1	100b – PAGE4	111b – PAGE7																																			
010b – PAGE2	101b – PAGE5																																				
000b – 5 frames	100b – 3 frames																																				
001b – 64 frames	101b – 4 frames																																				
010b – 128 frames	110b – 25 frame																																				
011b – 256 frames	111b – 2 frame																																				
000b – PAGE0	011b – PAGE3	110b – PAGE6																																			
001b – PAGE1	100b – PAGE4	111b – PAGE7																																			
010b – PAGE2	101b – PAGE5																																				
											E[7:0] : Dummy byte (Set as 00h)																										
											F[7:0] : Dummy byte (Set as FFh)																										

2. Scrolling Command Table													
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description		
0	29/2A	0	0	1	0	1	0	X <sub>1</sub>	X <sub>0</sub>	Continuous Vertical and Horizontal Scroll	29h, X1X0=01b : Vertical and Right Horizontal Scroll		
0	A[2:0]	0	0	0	0	0	0	0	0	Horizontal Scroll Setup	2Ah, X1X0=10b : Vertical and Left Horizontal Scroll (Horizontal scroll by 1 column)		
0	B[2:0]	*	*	*	*	*	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>		A[7:0] : Dummy byte		
0	C[2:0]	*	*	*	*	*	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>		B[2:0] : Define start page address		
0	D[2:0]	*	*	*	*	*	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		000b – PAGE0	011b – PAGE3	110b – PAGE6
0	E[5:0]	*	*	E <sub>5</sub>	E <sub>4</sub>	E <sub>3</sub>	E <sub>2</sub>	E <sub>1</sub>	E <sub>0</sub>		001b – PAGE1	100b – PAGE4	111b – PAGE7
											010b – PAGE2	101b – PAGE5	
											C[2:0] : Set time interval between each scroll step in terms of frame frequency		
											000b – 5 frames	100b – 3 frames	
											001b – 64 frames	101b – 4 frames	
											010b – 128 frames	110b – 25 frame	
											011b – 256 frames	111b – 2 frame	
											D[2:0] : Define end page address		
											000b – PAGE0	011b – PAGE3	110b – PAGE6
											001b – PAGE1	100b – PAGE4	111b – PAGE7
											010b – PAGE2	101b – PAGE5	
											The value of D[2:0] must be larger or equal to B[2:0]		
											E[5:0] : Vertical scrolling offset e.g. E[5:0]= 01h refer to offset =1 row E[5:0] =3Fh refer to offset =63 rows		
											Note (1) No continuous vertical scrolling is available.		
0	2E	0	0	1	0	1	1	1	0	Deactivate Scroll	Stop scrolling that is configured by command 26h/27h/29h/2Ah.		
											Note (1) After sending 2Eh command to deactivate the scrolling action, the ram data needs to be rewritten.		
0	2F	0	0	1	0	1	1	1	1	Activate Scroll	Start scrolling that is configured by the scrolling setup commands :26h/27h/29h/2Ah with the following valid sequences:		
											Valid command sequence 1: 26h ;2Fh. Valid command sequence 2: 27h ;2Fh. Valid command sequence 3: 29h ;2Fh. Valid command sequence 4: 2Ah ;2Fh.		
											For example, if “26h; 2Ah; 2Fh.” commands are issued, the setting in the last scrolling setup command, i.e. 2Ah in this case, will be executed. In other words, setting in the last scrolling setup command overwrites the setting in the previous scrolling setup commands.		

3. Addressing Setting Command Table											
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	00~0F	0	0	0	0	X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	X <sub>0</sub>	Set Lower Column Start Address for Page Addressing Mode	Set the lower nibble of the column start address register for Page Addressing Mode using X[3:0] as data bits. The initial display line register is reset to 0000b after RESET.  Note (1) This command is only for page addressing mode.
0	10~1F	0	0	0	1	X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	X <sub>0</sub>	Set Higher Column Start Address for Page Addressing Mode	Set the higher nibble of the column start address register for Page Addressing Mode using X[3:0] as data bits. The initial display line register is reset to 0000b after RESET.  Note (1) This command is only for page addressing mode.
0 0	20 A[1:0]	0 *	0 *	1 *	0 *	0 *	0 *	0 A <sub>1</sub>	0 A <sub>0</sub>	Set Memory Addressing Mode	A[1:0] = 00b, Horizontal Addressing Mode A[1:0] = 01b, Vertical Addressing Mode A[1:0] = 10b, Page Addressing Mode (RESET) A[1:0] = 11b, Invalid
0 0 0	21 A[6:0] B[6:0]	0 * *	0 A <sub>6</sub> B <sub>6</sub>	1 A <sub>5</sub> B <sub>5</sub>	0 A <sub>4</sub> B <sub>4</sub>	0 A <sub>3</sub> B <sub>3</sub>	0 A <sub>2</sub> B <sub>2</sub>	0 A <sub>1</sub> B <sub>1</sub>	1 A <sub>0</sub> B <sub>0</sub>	Set Column Address	Setup column start and end address A[6:0] : Column start address, range : 0-127d, (RESET=0d) B[6:0]: Column end address, range : 0-127d, (RESET =127d)  Note (1) This command is only for horizontal or vertical addressing mode.

3. Addressing Setting Command Table											
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0 0 0	22 A[2:0] B[2:0]	0 * *	0 * *	1 * *	0 * *	0 * *	0 A <sub>2</sub> B <sub>2</sub>	1 A <sub>1</sub> B <sub>1</sub>	0 A <sub>0</sub> B <sub>0</sub>	Set Page Address	Setup page start and end address A[2:0] : Page start Address, range : 0-7d, (RESET = 0d) B[2:0] : Page end Address, range : 0-7d, (RESET = 7d)  Note (1) This command is only for horizontal or vertical addressing mode.
0	B0~B7	1	0	1	1	0	X <sub>2</sub>	X <sub>1</sub>	X <sub>0</sub>	Set Page Start Address for Page Addressing Mode	Set GDDRAM Page Start Address (PAGE0~PAGE7) for Page Addressing Mode using X[2:0].  Note (1) This command is only for page addressing mode.

**4. Hardware Configuration (Panel Resolution & Layout Related) Command Table**

D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	40~7F	0	1	X <sub>5</sub>	X <sub>4</sub>	X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	X <sub>0</sub>	Set Display Start Line	Set display RAM display start line register from 0-63 using X <sub>5</sub> X <sub>3</sub> X <sub>2</sub> X <sub>1</sub> X <sub>0</sub> . Display start line register is reset to 000000b during RESET.
0	A0/A1	1	0	1	0	0	0	0	X <sub>0</sub>	Set Segment Re-map	A0h, X[0]=0b: column address 0 is mapped to SEG0 (RESET). A1h, X[0]=1b: column address 127 is mapped to SEG0.
0 0	A8 A[5:0]	1 *	0 *	1 A <sub>5</sub>	0 A <sub>4</sub>	1 A <sub>3</sub>	0 A <sub>2</sub>	0 A <sub>1</sub>	0 A <sub>0</sub>	Set Multiplex Ratio	Set MUX ratio to N+1 MUX N=A[5:0] : from 16MUX to 64MUX, RESET= 111111b (i.e. 63d, 64MUX). A[5:0] from 0 to 14 are invalid entry.
0	C0/C8	1	1	0	0	X <sub>3</sub>	0	0	0	Set COM Output Scan Direction	C0h, X[3]=0b: normal mode (RESET) Scan from COM0 to COM[N-1]. C8h, X[3]=1b: remapped mode. Scan from COM[N-1] to COM0. Where N is the Multiplex ratio.
0 0	D3 A[5:0]	1 *	1 *	0 A <sub>5</sub>	1 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	1 A <sub>1</sub>	1 A <sub>0</sub>	Set Display Offset	Set vertical shift by COM from 0d~63d. The value is reset to 00h after RESET.
0 0	DA A[5:4]	1 0	1 0	0 A <sub>5</sub>	1 A <sub>4</sub>	1 0	0 0	1 1	0 0	Set COM Pins Hardware Configuration	A[4]=0b, Sequential COM pin configuration A[4]=1b(RESET), Alternative COM pin configuration.

5. Timing & Driving Scheme Setting Command Table																							
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description												
0 0	D5 A[7:0]	1 A <sub>7</sub>	1 A <sub>6</sub>	0 A <sub>5</sub>	1 A <sub>4</sub>	0 A <sub>3</sub>	1 A <sub>2</sub>	0 A <sub>1</sub>	1 A <sub>0</sub>	Set Display Clock Divide Ratio/Oscillator Frequency	<p>A[3:0] : Define the divide ratio (D) of the display clocks (DCLK): Divide ratio= A[3:0] + 1, RESET is 0000b (divide ratio = 1).</p> <p>A[7:4] : Set the Oscillator Frequency, F<sub>osc</sub>. Oscillator Frequency increases with the value of A[7:4] and vice versa. RESET is 1000b. Range:0000b~1111b. Frequency increases as setting value increases.</p>												
0 0	D9 A[7:0]	1 A <sub>7</sub>	1 A <sub>6</sub>	0 A <sub>5</sub>	1 A <sub>4</sub>	1 A <sub>3</sub>	0 A <sub>2</sub>	0 A <sub>1</sub>	1 A <sub>0</sub>	Set Pre-Charge Period	<p>A[3:0] : Phase 1 period of up to 15 DCLK clocks 0 is invalid entry (RESET=2h).</p> <p>A[7:4] : Phase 2 period of up to 15 DCLK clocks 0 is invalid entry (RESET=2h).</p>												
0 0	DB A[6:4]	1 0	1 A <sub>6</sub>	0 A <sub>5</sub>	1 A <sub>4</sub>	1 0	0 0	1 0	1 0	Set V <sub>COMH</sub> Deselect Level	<table border="1"> <thead> <tr> <th>A[6:4]</th> <th>Hex code</th> <th>V<sub>COMH</sub> deselect level</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>00h</td> <td>~ 0.65 x VCC</td> </tr> <tr> <td>010b</td> <td>20h</td> <td>~ 0.77 x VCC (RESET)</td> </tr> <tr> <td>011b</td> <td>30h</td> <td>~ 0.83 x VCC</td> </tr> </tbody> </table>	A[6:4]	Hex code	V <sub>COMH</sub> deselect level	000b	00h	~ 0.65 x VCC	010b	20h	~ 0.77 x VCC (RESET)	011b	30h	~ 0.83 x VCC
A[6:4]	Hex code	V <sub>COMH</sub> deselect level																					
000b	00h	~ 0.65 x VCC																					
010b	20h	~ 0.77 x VCC (RESET)																					
011b	30h	~ 0.83 x VCC																					
0	E3	1	1	1	0	0	0	1	1	NOP	Command for no operation.												

**Note**

(1) "\*" stands for "Don't care".

## 6. Cautions and Handling Precautions

### 6.1 Handling and Operating the Module

1. When the module is assembled, it should be attached to the system firmly. Do not warp or twist the module during assembly work.
2. Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
3. Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
4. Do not allow drops of water or chemicals to remain on the display surface. If you have the droplets for a long time, staining and discoloration may occur.
5. If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
6. The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane. Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
7. If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
8. Protect the module from static; it may cause damage to the CMOS ICs.
9. Use fingerstalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
10. Do not disassemble the module.
11. Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
12. Pins of I/F connector shall not be touched directly with bare hands.
13. Do not connect, disconnect the module in the "Power ON" condition.
14. Power supply should always be turned on/off by the item Power On Sequence & Power Off Sequence.

### 6.2 Storage and Transportation

1. Do not leave the panel in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35 °C and relative humidity of less than 70%.
2. Do not store the OLED module in direct sunlight.
3. The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
4. It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module. In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
5. This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.